IP Library › Granted Patent US 6,798,005
Granted Patent Utility
US 6,798,005 · App. 10/206,215

Semiconductor memory device having large storage capacity and minimal step height between memory cell and peripheral circuits

Inventors: Shinichiro Kimura, Toshiaki Yamanaka, Kiyoo Itoh, Takeshi Sakata, Tomonori Sekiguchi, Hideyuki Matsuoka
Patented Case View Patent ↗
Granted: Sep 28, 2004 Filed: Jul 29, 2002
Inventors
Shinichiro Kimura
Toshiaki Yamanaka
Kiyoo Itoh
Takeshi Sakata
Tomonori Sekiguchi
Hideyuki Matsuoka
Assignee (at issue)
HITACHI, LTD.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,798,005
App. No.
10/206,215
Filed
2002-07-29
Granted
2004-09-28
Kind
B2