IP Library Granted Patent US 6,804,134
Granted Patent Utility
US 6,804,134 · App. 10/410,569

Content addressable memory (CAM) devices having CAM array blocks therein that conserve bit line power during staged compare operations

Inventors: Robert J. Proebsting, Scott Yu-Fan Chu, Kee Park
Patented Case View Patent ↗
Granted: Oct 12, 2004 Filed: Apr 9, 2003
Inventors
Robert J. Proebsting
Scott Yu-Fan Chu
Kee Park
Assignee (at issue)
Integrated Device Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,804,134
App. No.
10/410,569
Filed
2003-04-09
Granted
2004-10-12
Kind
B1