Self-aligned process using indium gallium arsenide etching to form reentry feature in heterojunction bipolar transistors

Granted: Oct 19, 2004 Filed: May 9, 2003

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.