IP Library Granted Patent US 6,806,752
Granted Patent Utility
US 6,806,752 · App. 10/340,046

Method and logic/memory module for correcting the duty cycle of at least one control/reference signal

Inventor: Patrick Heyne
Patented Case View Patent ↗
Granted: Oct 19, 2004 Filed: Jan 10, 2003
Inventor
Patrick Heyne
Assignee (at issue)
Infineon Technologies AG

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,806,752
App. No.
10/340,046
Filed
2003-01-10
Granted
2004-10-19
Kind
B2