Method for fabricating transistors having damascene formed gate contacts and self-aligned borderless bit line contacts

Granted: Nov 2, 2004 Filed: Dec 19, 2000

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.