IP Library Granted Patent US 6,812,758
Granted Patent Utility
US 6,812,758 · App. 10/364,881

Negative bias temperature instability correction technique for delay locked loop and phase locked loop bias generators

Inventors: Claude Gauthier, Pradeep Trivedi, Gin Yee
Patented Case View Patent ↗
Granted: Nov 2, 2004 Filed: Feb 12, 2003
Inventors
Claude Gauthier
Pradeep Trivedi
Gin Yee
Assignee (at issue)
Sun Microsystems Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,812,758
App. No.
10/364,881
Filed
2003-02-12
Granted
2004-11-02
Kind
B2