IP Library Granted Patent US 6,813,705
Granted Patent Utility
US 6,813,705 · App. 09/755,774

Memory disambiguation scheme for partially redundant load removal

Inventors: Evelyn Duesterwald, Vasanth Bala, Sanjeev Banerjia
Patented Case View Patent ↗
Granted: Nov 2, 2004 Filed: Jan 5, 2001
Inventors
Evelyn Duesterwald
Vasanth Bala
Sanjeev Banerjia
Assignee (at issue)
Hewlett-Packard Development Company, L.P.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,813,705
App. No.
09/755,774
Filed
2001-01-05
Granted
2004-11-02
Kind
B2