IP Library Granted Patent US 6,813,739
Granted Patent Utility
US 6,813,739 · App. 09/543,023

Scan interface chip (SIC) system and method for scan testing electronic systems

Inventor: Louis C. Grannis, III
Patented Case View Patent ↗
Granted: Nov 2, 2004 Filed: Apr 4, 2000
Inventor
Louis C. Grannis, III
Assignee (at issue)
Silicon Graphics, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,813,739
App. No.
09/543,023
Filed
2000-04-04
Granted
2004-11-02
Kind
B1