IP Library Granted Patent US 6,830,982
Granted Patent Utility
US 6,830,982 · App. 10/290,976

Method for reducing extrinsic base resistance and improving manufacturability in an NPN transistor

Inventors: David J. Howard, Marco Racanelli, Greg D. U'Ren
Patented Case View Patent ↗
Granted: Dec 14, 2004 Filed: Nov 7, 2002
Inventors
David J. Howard
Marco Racanelli
Greg D. U'Ren
Assignee (at issue)
Newport Fab, LLC

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,830,982
App. No.
10/290,976
Filed
2002-11-07
Granted
2004-12-14
Kind
B1