IP Library Granted Patent US 6,833,585
Granted Patent Utility
US 6,833,585 · App. 10/120,207

High voltage lateral DMOS transistor having low on-resistance and high breakdown voltage

Inventors: Min Hwan Kim, Chang-ki Jeon, Young-Suk Choi
Patented Case View Patent ↗
Granted: Dec 21, 2004 Filed: Apr 10, 2002
Inventors
Min Hwan Kim
Chang-ki Jeon
Young-Suk Choi
Assignee (at issue)
Fairchild Korea Semiconductor Ltd.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,833,585
App. No.
10/120,207
Filed
2002-04-10
Granted
2004-12-21
Kind
B2