IP Library Granted Patent US 6,834,012
Granted Patent Utility
US 6,834,012 · App. 10/863,673

Memory device and methods of using negative gate stress to correct over-erased memory cells

Inventors: Yi He, Edward Franklin Runnion, Zhizheng Liu, Zengtao T. Liu, Mark Randolph
Patented Case View Patent ↗
Granted: Dec 21, 2004 Filed: Jun 8, 2004
Inventors
Yi He
Edward Franklin Runnion
Zhizheng Liu
Zengtao T. Liu
Mark Randolph
Assignee (at issue)
Advanced Micro Devices, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,834,012
App. No.
10/863,673
Filed
2004-06-08
Granted
2004-12-21
Kind
B1