IP Library › Granted Patent US 6,835,637
Granted Patent Utility
US 6,835,637 · App. 10/654,932

Multi-layered gate for a CMOS imager

Inventor: Howard E. Rhodes
Patented Case View Patent ↗
Granted: Dec 28, 2004 Filed: Sep 5, 2003
Inventor
Howard E. Rhodes
Assignee (at issue)
Micron Technology, Inc.

This patent predates the USPTO's electronic file wrapper — prosecution documents from this era exist only in the Patent Office's paper records. A certified copy of the file history can be ordered from the USPTO's paper archives.

Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,835,637
App. No.
10/654,932
Filed
2003-09-05
Granted
2004-12-28
Kind
B2