IP Library Granted Patent US 6,911,639
Granted Patent B2
US 6,911,639 · App. 10/141,008 · Granted Jun 28, 2005

CMOS system for capturing an image and a method thereof

Assignee: Silicon Video, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,911,639
App. No.
10/141,008
Granted
Jun 28, 2005
Kind
B2
Abstract

A system for capturing an image includes a CMOS imaging system, an image focusing device, and an image control processing system coupled to the CMOS imaging system. The CMOS imaging system has at least one CMOS imager with at least one series of pixels. The image focusing device directs the image on to at least a portion of the at least one series of pixels. The CMOS imager may have two or more series of pixels at least adjacent each other where each of the series of pixels is offset from another one of the series of the pixels by a reciprocal of the total number of series of pixels in the CMOS imager.

Claims (15)

1. A system for scanning an image, the system comprising:

a CMOS imaging system including at least one CMOS imager having two series of pixels adjacent one another and wherein one of the series of pixels is offset from the other of the series of pixels;

an image focusing device for directing the image onto at least a portion of said series of pixels; and

an image control system coupled to the CMOS imaging system,

wherein the image control system includes means for controlling integration and readout of the pixels respectively within said series of pixels;

wherein a plurality of groups of the pixels within each said series of pixels share a common sense node of a plurality of sense nodes, and each said pixel includes a respective charge storage site, so as to permit the pixels at the same sense node to have different integration times.

2. The system as set forth in claim 1 wherein said image control system comprises shutter controller means for controlling integration times of the pixels for the respective pixels in at least one of said series of pixels.

3. The system as set forth in claim 2 wherein said image control system comprises resolution adjustment means for selectively skipping read out of one or more of the pixels in at least one of said series of pixels so as to permit reduction of resolution and increase of frame rate.

4. The system as set forth in claim 2 wherein said at least one CMOS imager includes three pairs of series of pixels, and respective color filters for said pair of series of pixels to capture different respective bands of color.

5. The system as set forth in claim 4 wherein said image system comprises a binning system that combines respective pixel signals from each of said pairs of series of pixels.

6. The system as set forth in claim 5 wherein said image control processing system includes means controlling integration times of the respective series of pixels to achieve color balance.

7. The system as set forth in claim 1 wherein said image control processing system includes means controlling integration times of the respective pixels within each said series of pixel.

8. The system as set forth in claim 4 wherein said image control processing system further comprises shutter controller means for each said pair of series of pixels, with each said shutter controller means with each of the shutter controller means controlling integration times for all the pixels of the respective pair of series of pixels.

9. The system as set forth in claim 1 wherein said image control processing system includes auto black binning means for selecting a darkest pixel among a group of pixels within a series of pixels.

10. The system as set forth in claim 1 wherein said image control processing system includes auto white binning means far selecting a whitest pixel among a group of pixels within said series of pixels.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2013
From: PANAVISION IMAGING, LLC
To: DYNAMAX IMAGING, LLC
Reel/Frame 029791/0015 →
SECURITY AGREEMENT Recorded Feb 24, 2009
From: PANAVISION IMAGING LLC
To: CREDIT SUISSE
Reel/Frame 022299/0021 →
SECURITY AGREEMENT Recorded Feb 23, 2009
From: PANAVISION IMAGING LLC
To: CREDIT SUISSE
Reel/Frame 022288/0919 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2008
From: SILICON VIDEO, INC.
To: PANAVISION IMAGING, LLC
Reel/Frame 020762/0648 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2005
From: SILICON VIDEO, INC.
To: PANAVISION IMAGING LLC
Reel/Frame 016686/0651 →
RELEASE BY UCC 3 TERMINATION Recorded Dec 15, 2003
From: CAYUGA VENTURE FUND II, LLC AS AGENT; PHILLIPS, PAUL E.; LU, CHARLES; START UP 101
To: PHOTON VISION SYSTEMS, INC.
Reel/Frame 014192/0792 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2003
From: PHOTON VISION SYSTEMS, INC.
To: SILICON VIDEO, INC.
Reel/Frame 013735/0194 →
SECURITY INTEREST Recorded Dec 17, 2002
From: PHOTON VISION SYSTEMS, INC.
To: CAYUGA VENTURE FUND II, LLC, AS LENDER AND AGENT FOR ADDITIONAL NAMES ATTACHED; PHILLIPS, PAUL E.; LU, CHARLES; START UP 101
Reel/Frame 013614/0776 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2002
From: BOEMLER, CHRISTIAN; ZARNOWSKI, JEFFREY
To: PHOTON VISION SYSTEMS, INC.
Reel/Frame 013148/0121 →
Continuity (2)
Provisional Application 6028907600 · May 7, 2001
Related Publication 20020175270A1 · Nov 28, 2002