IP Library Granted Patent US 6,970,149
Granted Patent B2
US 6,970,149 · App. 10/334,837 · Granted Nov 29, 2005

Active matrix organic light emitting diode display panel circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,970,149
App. No.
10/334,837
Granted
Nov 29, 2005
Kind
B2
Abstract

An active matrix organic light emitting diode display panel circuit capable of reducing current and brightness nonuniformities between pixels by including a threshold voltage compensation circuit block between a data line and the pixels is provided. The threshold voltage of a video signal loaded in a data line is compensated for while the video signal passes through the threshold voltage compensation circuit block and then provided to a driving transistor of the pixels. One threshold voltage compensation circuit block is connected commonly to a plurality of pixels, rather than be connected to every pixel, so that threshold voltage compensation can be achieved for high-quality, large-sized displays, without increasing the number of transistors for the pixels.

Claims (11)

1. An active drive organic light emitting diode display panel circuit having a plurality of pixels, each of which includes an addressing transistor, a storage capacitor, an organic light emitting diode, and a driving transistor connected in series to the organic light emitting diode, the active drive organic light emitting diode display panel circuit comprising a threshold voltage compensation circuit block outside the pixels so that a video signal loaded in a data line is transmitted to the pixels via the threshold voltage compensation circuit block,

wherein the threshold voltage compensation circuit block comprises at least two thin film transistors connected in parallel.

2. The active drive organic light emitting diode display panel circuit of claim 1 , wherein at least two threshold voltage compensation circuit blocks are connected in parallel to the data line.

3. The active drive organic light emitting diode display panel circuit of claim 1 , wherein at least one of the thin film transistors has the same conductivity type as the driving transistor.

4. The active drive organic light emitting diode display panel circuit of claim 1 , wherein when the at least two thin film transistors have different conductivity types, the at least two thin film transistors are connected in parallel with a common gate.

5. An active drive organic light emitting diode display panel circuit having a plurality of pixels, each of which includes an addressing transistor, a storage capacitor, an organic light emitting diode, and a driving transistor connected in series to the organic light emitting diode, the active drive organic light emitting diode display panel circuit comprising a threshold voltage compensation circuit block outside the pixels which is common to at least two pixels so that a video signal loaded in a data line is transmitted to each of the pixels via the corresponding threshold voltage compensation circuit block,

wherein the threshold voltage compensation circuit block comprises at least two thin film transistors connected in parallel.

6. The active drive organic light emitting diode display panel circuit of claim 5 , wherein at least two threshold voltage compensation circuit blocks are connected in parallel to the data line.

7. The active drive organic light emitting diode display panel circuit of claim 5 , wherein the threshold voltage compensation circuit block is connected in parallel to the at least two pixels.

8. The active drive organic light emitting diode display panel circuit of claim 5 , wherein at least one of the thin film transistors has the same conductivity type as the driving transistor.

9. The active drive organic light emitting diode display panel circuit of claim 5 , wherein when the at least two thin film transistors have different conductivity types, the at least two thin film transistors are connected in parallel with a common gate.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2018
From: UNILOC LUXEMBOURG S.A.
To: UNILOC 2017 LLC
Reel/Frame 046532/0088 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 14, 2018
From: PENDRAGON ELECTRONICS AND TELECOMMUNICATIONS RESEARCH LLC
To: UNILOC LUXEMBOURG S.A.
Reel/Frame 045338/0797 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 23, 2012
From: IPG ELECTRONICS 502 LIMITED; ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
To: PENDRAGON ELECTRONICS AND TELECOMMUNICATIONS RESEARCH LLC
Reel/Frame 028611/0643 →
ASSIGNMENT OF ONE HALF (1/2) OF ALL OF ASSIGNORS' RIGHT, TITLE AND INTEREST Recorded Nov 3, 2009
From: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
To: IPG ELECTRONICS 502 LIMITED
Reel/Frame 023456/0363 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2002
From: CHUNG, CHOONG-HEUI; HWANG, CHI-SUN; SONG, YOON-HO; LEE, JIN-HO
To: ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE
Reel/Frame 013642/0444 →