IP Library Granted Patent US 7,233,196
Granted Patent B2
US 7,233,196 · App. 10/601,204 · Granted Jun 19, 2007

Bandgap reference voltage generator

Assignee: Sires Labs Sdn. Bhd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,233,196
App. No.
10/601,204
Granted
Jun 19, 2007
Kind
B2
Abstract

An electrical circuit is disclosed that is capable of improving the power supply rejection ratio of a standard bandgap reference while maintaining the temperature coefficient of the standard design. One embodiment of the circuit comprises a bandgap reference voltage generator, an operational amplifier, a transistor, a voltage divider, a startup network, and a self-biasing network that provide a voltage reference with improved characteristics.

Claims (48)

1. An apparatus comprising:

a bandgap reference voltage generator having an output terminal and a bias terminal;

an operational amplifier having a positive input terminal, a negative input terminal, and an output terminal, wherein the negative input terminal of said operational amplifier is electrically connected directly to the output terminal of said bandgap reference voltage generator without intervening elements;

a transistor having a gate, a source, and a drain, wherein the gate of said transistor is electrically connected directly to the output of said operational amplifier without intervening elements, and wherein the drain of said transistor is electrically connected directly to the positive input terminal of said operational amplifier without intervening elements;

a voltage divider having a input terminal, an output terminal, and a common terminal, wherein said input terminal of said voltage divider is electrically connected directly to the positive input terminal of said operational amplifier without intervening elements;

a startup network having a first positive supply terminal and an output terminal, wherein said output terminal of said startup network is electrically connected directly to said input terminal of said voltage divider without intervening elements; and

a self-biasing network having a second positive supply terminal, a common terminal, and an output terminal, wherein said second positive supply terminal of said self-biasing network is electrically connected directly to said output terminal of said startup network without intervening elements, and wherein said common terminal of said self-biasing network is electrically connected directly to said common terminal of said voltage divider without intervening elements, and further wherein said output terminal of said self-biasing network is electrically connected directly to the bias terminal of said bandgap voltage reference generator without intervening elements.

2. The apparatus of claim 1 wherein said transistor is a PMOS transistor.

3. The apparatus of claim 1 wherein said operational amplifier also comprises a bias terminal, and wherein said output terminal of said self-biasing network is electrically connected directly to said bias terminal of said operational amplifier without intervening elements.

4. The apparatus of claim 1 wherein said bandgap reference voltage generator further comprises a positive supply terminal and a common terminal, and wherein said operational amplifier also comprises a positive supply terminal and a common terminal, and wherein said positive supply terminal of said bandgap reference voltage generator is electrically connected directly to said positive supply terminal of said operational amplifier without intervening elements, and said common terminal of said bandgap reference voltage generator is electrically connected directly to said common terminal of said operational amplifier without intervening elements.

5. The apparatus of claim 4 wherein said common terminal of said voltage divider is electrically connected directly to said common terminal of said operational amplifier without intervening elements.

6. The apparatus of claim 4 wherein said positive supply terminal of said startup network is electrically connected directly to said positive supply terminal of said operational amplifier without intervening elements.

7. The apparatus of claim 4 wherein said source terminal of said transistor is electrically connected directly to said positive supply terminal of said operational amplifier without intervening elements.

8. The apparatus of claim 5 wherein said bandgap reference voltage generator further comprises a first capacitor having a first terminal and a second terminal, wherein:

said first terminal of said first capacitor is electrically connected directly to said output terminal of said bandgap reference voltage generator without intervening elements; and

said second terminal of said first capacitor is electrically connected directly to said common terminal of said bandgap reference voltage generator without intervening elements.

9. The apparatus of claim 8 wherein said operational amplifier further comprises a second capacitor having a first terminal and a second terminal, wherein:

said first terminal of said second capacitor is electrically connected directly to said negative input terminal of said operational amplifier without intervening elements; and

said second terminal of said second capacitor is electrically connected directly to said common terminal of said operational amplifier without intervening elements.

10. The apparatus of claim 9 wherein said voltage divider further comprises a third capacitor having a first terminal and a second terminal, wherein:

said first terminal of said third capacitor is electrically connected directly to said output terminal of said voltage divider without intervening elements; and

said second terminal of said third capacitor is electrically connected directly to said common terminal of said voltage divider without intervening elements.

11. The apparatus of claim 10 wherein said self-biasing network further comprises a fourth capacitor having a first terminal and a second terminal, wherein:

said first terminal of said fourth capacitor is electrically connected directly to said output terminal of said self-biasing network without intervening elements; and

said second terminal of said fourth capacitor is electrically connected directly to said common terminal of said self-biasing network without intervening elements.

12. An apparatus comprising:

a bandgap reference voltage generator having an output terminal;

an operational amplifier having a positive input terminal, a negative input terminal, a bias terminal, and an output terminal, wherein the negative input terminal of said operational amplifier is electrically connected directly to the output terminal of said bandgap reference voltage generator without intervening elements;

a transistor having a gate, a source, and a drain, wherein the gate of said transistor is electrically connected directly to the output of said operational amplifier without intervening elements, and wherein the drain of said transistor is electrically connected directly to the positive input terminal of said operational amplifier without intervening elements;

a voltage divider having a input terminal, an output terminal, and a common terminal, wherein said input terminal of said voltage divider is electrically connected directly to the positive input terminal of said operational amplifier without intervening elements;

a startup network having a first positive supply terminal and an output terminal, wherein said output terminal of said startup network is electrically connected directly to said input terminal of said voltage divider without intervening elements; and

a self-biasing network having a second positive supply terminal, a common terminal, and an output terminal, wherein said second positive supply terminal of said self-biasing network is electrically connected directly to said output terminal of said startup network without intervening elements, and wherein said common terminal of said self-biasing network is electrically connected directly to said common terminal of said voltage divider without intervening elements. and further wherein said outDut terminal of said self-biasing network is electrically connected directly to said bias terminal of said operational amplifier without intervening elements.

13. The apparatus of claim 12 wherein said bandgap reference voltage generator further comprises a positive supply terminal and a common terminal, and wherein said operational amplifier also comprises a positive supply terminal and a common terminal, and wherein said positive supply terminal of said bandgap reference voltage generator is electrically connected directly to said positive supply terminal of said operational amplifier without intervening elements, and said common terminal of said bandgap reference voltage generator is electrically connected directly to said common terminal of said operational amplifier without intervening elements.

14. The apparatus of claim 13 wherein said positive supply terminal of said startup network is electrically connected directly to said positive supply terminal of said operational amplifier without intervening elements.

15. The apparatus of claim 13 wherein said source terminal of said transistor is electrically connected directly to said positive supply terminal of said operational amplifier without intervening elements.

16. The apparatus of claim 13 wherein said common terminal of said voltage divider is electrically connected directly to said common terminal of said operational amplifier without intervening elements.

17. The apparatus of claim 16 wherein said bandgap reference voltage generator further comprises a first capacitor having a first terminal and a second terminal, wherein:

said first terminal of said first capacitor is electrically connected directly to said output terminal of said bandgap reference voltage generator without intervening elements; and

said second terminal of said first capacitor is electrically connected directly to said common terminal of said bandgap reference voltage generator without intervening elements.

18. The apparatus of claim 17 wherein said operational amplifier further comprises a second capacitor having a first terminal and a second terminal, wherein:

said first terminal of said second capacitor is electrically connected directly to said negative input terminal of said operational amplifier without intervening elements; and

said second terminal of said second capacitor is electrically connected directly to said common terminal of said operational amplifier without intervening elements.

19. The apparatus of claim 18 wherein said voltage divider further comprises a third capacitor having a first terminal and a second terminal, wherein:

said first terminal of said third capacitor is electrically connected directly to said output terminal of said voltage divider without intervening elements; and

said second terminal of said third capacitor is electrically connected directly to said common terminal of said voltage divider without intervening elements.

20. The apparatus of claim 19 wherein said self-biasing network further comprises a fourth capacitor having a first terminal and a second terminal, wherein:

said first terminal of said fourth capacitor is electrically connected directly to said output terminal of said self-biasing network without intervening elements; and

said second terminal of said fourth capacitor is electrically connected directly to said common terminal of said self-biasing network without intervening elements.

Assignments (5)
COURT ORDER Recorded Aug 19, 2010
From: SIRES LABS SDN. BHD.
To: DEMONT & BREYER, LLC.
Reel/Frame 024850/0608 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2010
From: SIRES LABS SDN. BHD.
To: DEMONT & BREYER, LLC.
Reel/Frame 024838/0488 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 18, 2006
From: DEMONT & BREYER, LLC
To: SIRES LABS SDN. BHD.
Reel/Frame 018134/0370 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 23, 2004
From: SIRES LABS SDN. BHD.
To: DEMONT & BREYER, LLC
Reel/Frame 015484/0617 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 15, 2003
From: FAROOQUI, ARSHAD SUHAIL
To: SIRES LABS SDN. BHD.
Reel/Frame 015235/0059 →
Continuity (1)
Related Publication 20040257150A1 · Dec 23, 2004