IP Library Granted Patent US 7,348,607
Granted Patent B2
US 7,348,607 · App. 10/502,110 · Granted Mar 25, 2008

Planar avalanche photodiode

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,348,607
App. No.
10/502,110
Granted
Mar 25, 2008
Kind
B2
Abstract

The present invention includes a planar avalanche photodiode having a first n-type semiconductor layer defining a planar contact area, and a second n-type semiconductor layer having a p-type diffusion region. Further features of the structure includes an n-type semiconductor multiplication layer, an n-type semiconductor absorption layer, and a p-type contact layer. Further embodiments include a planar avalanche photodiode having a first n-type semiconductor layer defining a planar contact area, an n-type semiconductor multiplication layer, an n-type semiconductor absorption layer and a p-type semiconductor layer electrically coupled to a p-type contact layer.

Claims (34)

1. A planar avalanche photodiode comprising:

an n-type semiconductor layer defining a contact area;

a semiconductor layer having a p-type diffusion region, the p-type diffusion region having a smaller area than the semiconductor layer;

a semiconductor multiplication layer;

a semiconductor absorption layer;

a p-type contact layer;

wherein the p-type diffusion region is disposed directly adjacent to the p-type contact layer and the semiconductor absorption layer is disposed between the semiconductor multiplication layer and the semiconductor layer with the p-type diffusion region; and

at least one grading layer disposed adjacent to the semiconductor absorption layer.

2. The planar avalanche photodiode of claim 1 further comprising a p-type semiconductor charge control layer disposed adjacent to the semiconductor multiplication layer.

3. The planar avalanche photodiode of claim 1 a further comprising at least one n-type contact layer.

4. The planar avalanche photodiode of claim 1 wherein the n-type semiconductor layer is InAlAs.

5. The planar avalanche photodiode of claim 1 wherein the semiconductor layer with the p-type diffusion layer is InAlAs.

6. The planar avalanche photodiode of claim 1 wherein the semiconductor multiplication layer is InAlAs.

7. The planar avalanche photodiode of claim 1 wherein the semiconductor absorption layer is InGaAs.

8. A planar avalanche photodiode comprising:

an n-type semiconductor layer defining a contact area;

a semiconductor multiplication layer;

a semiconductor absorption layer, the semiconductor multiplication layer being disposed between the first n-type semiconductor layer and the semiconductor absorption layer;

a p-type semiconductor contact layer having a smaller area than the absorption layer, the semiconductor absorption layer being disposed between the semiconductor multiplication layer and the p-type semiconductor contact layer;

wherein the photodiode has a low field region near the p-type semiconductor contact layer and a low capacitance at least one grading layer disposed adjacent to the semiconductor absorption layer; and

at least one grading layer disposed adjacent to the semiconductor absorption layer.

9. The planar avalanche photodiode of claim 8 further comprising a p-type semiconductor charge control layer disposed adjacent to the semiconductor multiplication layer.

10. The planar avalanche photodiode of claim 8 wherein the n-type semiconductor layer is InAlAs.

11. The planar avalanche photodiode of claim 8 wherein the semiconductor multiplication layer is InAlAs.

12. The planar avalanche photodiode of claim 8 wherein the semiconductor absorption layer is InGaAs.

13. The planar avalanche photodiode of claim 8 wherein the p-type semiconductor contact layer is InAlAs.

14. A planar avalanche photodiode further comprising:

an n-type semiconductor layer defining a contact area;

a semiconductor multiplication layer;

a semiconductor absorption layer, the semiconductor multiplication layer being disposed between the first n-type semiconductor layer and the semiconductor absorption layer;

a p-type semiconductor contact layer having a smaller area than the absorption layer, the semiconductor absorption layer being disposed between the semiconductor multiplication layer and the p-type semiconductor contact layer;

wherein the photodiode has a low field region near the p-type semiconductor contact layer and a low capacitance at least one grading layer disposed adjacent to the semiconductor absorption layer; and

a passivated region including a semiconductor layer disposed between the p-type contact layer and the semiconductor absorption layer.

15. The planar avalanche photodiode of claim 14 wherein the passivated region includes a portion of a first grading layer and a portion of the semiconductor absorption and multiplication layers.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 18, 2018
From: ADVANCED PHOTONIX, INC.; PICOMETRIX, LLC
To: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.
Reel/Frame 044649/0294 →
RELEASE OF SECURITY INTEREST Recorded Aug 4, 2017
From: PARTNERS FOR GROWTH III, L.P.
To: ADVANCED PHOTONIX, INC.; PICOMETRIX, LLC
Reel/Frame 043197/0862 →
SECURITY AGREEMENT Recorded May 19, 2015
From: ADVANCED PHOTONIX, INC.; PICOMETRIX, LLC
To: SILICON VALLEY BANK
Reel/Frame 035719/0460 →
SECURITY INTEREST Recorded Mar 12, 2014
From: PICOMETRIX, LLC
To: SILICON VALLEY BANK
Reel/Frame 032420/0795 →
SECURITY AGREEMENT Recorded Feb 12, 2013
From: PICOMETRIX, LLC
To: PARTNERS FOR GROWTH III, L.P.
Reel/Frame 029800/0507 →
RELEASE OF SECURITY INTEREST Recorded Oct 25, 2012
From: RISSER, ROBIN
To: ADVANCED PHOTONIX, INC.; PICOMETRIX, LLC
Reel/Frame 029191/0888 →