IP Library Granted Patent US 7,626,828
Granted Patent B1
US 7,626,828 · App. 10/630,886 · Granted Dec 1, 2009

Providing a resistive element between reference plane layers in a circuit board

Assignee: Teradata US, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,626,828
App. No.
10/630,886
Granted
Dec 1, 2009
Kind
B1
Abstract

A circuit board includes reference plane layers and a dielectric between the reference plane layers. A resistive element is also provided between the reference plane layers to provide a resistive path between the reference plane layers. Optimally, a decoupling capacitor is provided having a first electrode electrically connected to the resistive element, and a second electrode electrically connected to one of the reference plane layers.

Claims (14)

1. A circuit board comprising:

a first reference plane layer,

a second reference plane layer;

a dielectric layer between the first and second reference plane layers;

a decoupling capacitor having first and second electrodes; and

a discrete resistor having first and second electrodes, the resistor's first electrode electrically connected to the first reference plane layer, the resistor's second electrode electrically connected to the decoupling capacitor's first electrodes, and the decoupling capacitor's second electrode electrically connected to the second reference plane layers.

2. A system comprising:

an integrated circuit device; and

a circuit board on which the integrated circuit device is mounted, the circuit board comprising:

a first reference plane layer;

a second reference plane layer,

a dielectric layer between the first and second reference plane layers;

a decoupling capacitor having first and second electrodes; and

a discrete resistor having first and second electrodes, the discrete resistor's first electrode electrically connected to the first reference layer, the discrete resistor's second electrode electrically connected to the decoupling capacitor's first electrode, and the decoupling capacitor's second electrode electrically connected to the second reference layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 18, 2008
From: NCR CORPORATION
To: TERADATA US, INC.
Reel/Frame 020666/0438 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 30, 2003
From: ALEXANDER, ARTHUR R.; FAN, JUN; KNIGHTEN, JAMES L.; SMITH, NORMAN W.
To: NCR CORPORATION
Reel/Frame 014366/0012 →