IP Library Granted Patent US 7,667,449
Granted Patent B2
US 7,667,449 · App. 11/704,678 · Granted Feb 23, 2010

Constant current supply circuit capable of being trimmed

Assignee: Seiko Instruments Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,667,449
App. No.
11/704,678
Granted
Feb 23, 2010
Kind
B2
Abstract

To provide a constant current circuit which is capable of not only acquiring characteristics of various sorts of electric circuits even before a trimming adjustment is carried out, performing the trimming adjustment based upon the acquired characteristics, performing trimming processes to both the constant current circuit and a load collectively, and performing an adjustment of a constant current with high precision, but also capable of reducing a total number of manufacturing steps so that a production cost can be lowered, as compared with that of a conventional constant current circuit. A constant current circuit of the present invention includes: a current output portion including a first transistor for causing a reference current to flow and a second transistor for causing an output current with respect to a load to flow, the first transistor and the second transistor connected with each other through a current mirror connection; a depletion transistor connected in series with the first transistor, for adjusting the reference current through trimming; a third transistor interposed between the depletion transistor and a ground point, for controlling tuning on/off of a connection between the depletion transistor and the ground point; and a first external terminal for allowing the reference current to flow through the first transistor.

Claims (30)

1. A constant current circuit, comprising:

a current output portion including a first transistor for causing a reference current to flow and a second transistor for causing an output current with respect to a load to flow, the first transistor and the second transistor connected with each other through a current mirror connection;

a depletion transistor connected in series with the first transistor, for adjusting the reference current through trimming, the depletion transistor comprising a drain connected to a drain of the first transistor;

a third transistor interposed between the depletion transistor and a ground point, for controlling the turning on and off of a connection between the depletion transistor and the ground point; and

a first external terminal that applies a measuring voltage to the drains of the first transistor and the depletion transistor for allowing the reference current to flow through the first transistor.

2. The constant current circuit according to claim 1 , wherein the third transistor has a gate provided with a second external terminal for applying a voltage.

3. The constant current circuit according to claim 2 , further comprising:

an inverter which is interposed between the second external terminal and the gate of the third transistor in such a manner that an input terminal thereof is connected to the second external terminal and an output terminal thereof is connected to the gate of the third transistor.

4. The constant current circuit according to claim 3 , further comprising a pull-down resistor interposed between the input terminal of the inverter and the ground point.

5. The constant current circuit according to claim 3 , further comprising a further depletion transistor comprising:

a gate and a source connected to the ground point; and

a drain connected to the input terminal of the inverter and to the second external terminal.

6. The constant current circuit according to claim 1 , where the third transistor comprises:

a drain connected to a source of the depletion transistor; and

a source connected to the ground point.

7. A constant current circuit, comprising:

a current output portion including a first transistor for causing a reference current to flow and a second transistor for causing an output current with respect to a load to flow, the first transistor and the second transistor connected with each other through a current mirror connection;

a first depletion transistor connected in series with the first transistor, for adjusting the reference current through trimming;

a third transistor interposed between the first depletion transistor and a ground point, for controlling the turning on and off of a connection between the first depletion transistor and the ground point;

an inverter which is interposed between the second external terminal and the gate of the third transistor in such a manner that an input terminal thereof is connected to the second external terminal and an output terminal thereof is connected to the gate of the third transistor;

a second depletion transistor comprising:

a gate and a source connected to the ground point; and

a drain connected to the input terminal of the inverter and to the second external terminal; and

a first external terminal for allowing the reference current to flow through the first transistor.

8. The constant current circuit according to claim 7 , where the first depletion transistor comprises a drain connected to a drain of the first transistor.

9. The constant current circuit according to claim 7 , wherein the third transistor comprises a gate provided with a second external terminal for applying a voltage.

10. The constant current circuit according to claim 7 , where the third transistor comprises:

a drain connected to a source of the depletion transistor; and

a source connected to the ground point.

11. The constant current circuit according to claim 7 , where the first external terminal applies a measuring voltage to the drains of the first transistor and the depletion transistor for allowing the reference current to flow through the first transistor.

Assignments (4)
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 037903/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION .
Reel/Frame 037783/0166 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 1, 2007
From: TAKEDA, AKIRA
To: SEIKO INSTRUMENTS INC.
Reel/Frame 019278/0433 →
Priority Claims (1)
JP 2006-032564 · Feb 9, 2006 · national
Continuity (1)
Related Publication 20080018315A1 · Jan 24, 2008