IP Library Granted Patent US 7,736,932
Granted Patent B2
US 7,736,932 · App. 11/960,024 · Granted Jun 15, 2010

Method of manufacturing sensor with photodiode and charge transfer transistor

Assignee: STMicroelectronics SA
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,736,932
App. No.
11/960,024
Granted
Jun 15, 2010
Kind
B2
Abstract

A method of manufacturing a photodiode sensor and an associated charge transfer transistor includes forming an insulation region on a substrate, forming the diode on a first side of the insulation region with the diode being self-aligned on the insulation region, and replacing the insulation region by a gate of the charge transfer transistor. The invention has particular utility in the manufacture of CMOS or CCD image sensors.

Claims (47)

1. A method of manufacturing a photodiode sensor and an associated charge transfer transistor, the method comprising:

forming an insulation region on a substrate, the insulation region being a thick oxide region obtained by a LOCOS method;

forming the diode on a first side of the insulation region, the diode being self-aligned on the insulation region and generating electron-hole pairs when an upper surface thereof is struck by photons;

replacing the insulation region by a gate of the charge transfer transistor; and

forming a drain of the transistor, self-aligned on a second side of the insulation region or the gate,

wherein the drain forming step is performed after the insulation region replacing step or after the diode forming step.

2. The method according to claim 1 , wherein the insulation region forming step comprises:

depositing an oxide layer;

depositing a first mask having a first window; and

oxidizing a part of the silicon substrate situated beneath the oxide layer and localized in the first window to form the insulation region.

3. The method according to claim 2 , wherein the insulation region forming step further comprises:

implanting a first implantation of dopant impurities of a first type in the first window to form a first doped region beneath the insulation region.

4. The method according to claim 2 , wherein the diode-forming step further comprises:

implanting a second implantation of dopant impurities of the first type to form a second doped region extending from the first side of the insulation region; and

implanting a third implantation of dopant impurities of the second type to form a third dopant region extending from the first side of the insulation region and extending beneath the second doped region.

5. The method according to claim 4 , wherein the diode forming step further comprises the following step, performed after the second implantation and the third implantation steps:

depositing a second mask covering the substrate on a second side of the insulation region, opposite the first side, and partially covering the insulation region.

6. The method according to claim 5 , wherein the insulation region replacing step comprises:

removing the insulation region by de-oxidation; and

depositing and etching a gate dielectric and a layer of gate material in the region previously covered by the insulation region.

7. The method of according to claim 1 , wherein an upper portion of the diode has an opposite polarity type to a drain of the charge transfer transistor.

8. The method according to claim 7 , wherein the insulation region forming step comprises:

depositing an oxide layer;

depositing a first mask having a first window; and

oxidizing a part of the silicon substrate situated beneath the oxide layer and localized in the first window to form the insulation region.

9. The method according to claim 8 , wherein the insulation region forming step further comprises:

implanting a first implantation of dopant impurities of a first type in the first window to form a first doped region beneath the insulation region.

10. The method according to claim 7 , wherein the diode-forming step further comprises:

implanting a second implantation of dopant impurities of the first type to form a second doped region extending from the first side of the insulation region; and

implanting a third implantation of dopant impurities of the second type to form a third dopant region extending from the first side of the insulation region and extending beneath the second doped region.

11. The method according to claim 10 , wherein the diode forming step further comprises the following step, performed after the second implantation and the third implantation steps:

depositing a second mask covering the substrate on a second side of the insulation region, opposite the first side, and partially covering the insulation region.

12. The method according to claim 7 , wherein the insulation region replacing step comprises:

removing the insulation region by de-oxidation; and

depositing and etching a gate dielectric and a layer of gate material in the region previously covered by the insulation region.

13. The method according to claim 1 , wherein the insulation region forming step further comprises:

implanting a first implantation of dopant impurities of a first type in the window to form a first doped region beneath the insulation region.

14. The method according to claim 1 , wherein the diode-forming step further comprises:

implanting a second implantation of dopant impurities of the first type to form a second doped region extending from the first side of the insulation region; and

implanting a third implantation of dopant impurities of the second type to form a third dopant region extending from the first side of the insulation region and extending beneath the second doped region.

15. The method according to claim 14 , wherein the diode forming step further comprises the following step, performed after the second implantation and the third implantation steps:

depositing a second mask covering the substrate on a second side of the insulation region, opposite the first side, and partially covering the insulation region.

16. An image sensor comprising a photodiode sensor and charge transfer transistor made according to claim 15 .

17. The method according to claim 1 , wherein the insulation region replacing step comprises:

removing the insulation region by de-oxidation; and

depositing and etching a gate dielectric and a layer of gate material in the region previously covered by the insulation region.

18. An image sensor comprising a photodiode sensor and charge transfer transistor made according to claim 1 .

Assignments (2)
CHANGE OF NAME Recorded Jan 19, 2024
From: STMICROELECTRONICS SA
To: STMICROELECTRONICS FRANCE
Reel/Frame 066353/0207 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 28, 2008
From: ROY, FRANCIS
To: STMICROELECTRONICS SA
Reel/Frame 020578/0235 →
Priority Claims (1)
FR 06 11097 · Dec 20, 2006 · national
Continuity (1)
Related Publication 20080149968A1 · Jun 26, 2008