IP Library Granted Patent US 7,936,065
Granted Patent B2
US 7,936,065 · App. 11/808,465 · Granted May 3, 2011

Semiconductor devices and method of manufacturing them

Assignees: Toyota Jidosha Kabushiki Kaisha; ULVAC, Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,936,065
App. No.
11/808,465
Granted
May 3, 2011
Kind
B2
Abstract

A semiconductor device is provided with a silicon substrate, with a surface for soldering the silicon substrate to a ceramic substrate, and an electrode making contact with the surface of the silicon substrate. The electrode comprises a first conductor layer, a second conductor layer, and a third conductor layer. The first conductor layer makes contact with the surface of the silicon substrate and includes aluminum and silicon. The second conductor layer makes contact with the first conductor layer and includes titanium. The third conductor layer is separated from the first conductor layer by the second conductor layer and includes nickel.

Claims (47)

1. A semiconductor device comprising:

a silicon chip having a plurality of semiconductor regions distributed within the silicon chip; and

a bottom electrode formed on a bottom surface of the silicon chip to make electric contact,

wherein the bottom electrode comprises:

a first conductor layer formed on the bottom surface of the silicon chip and including aluminum and silicon;

a second conductor layer formed on the first conductor layer and including titanium; and

a third conductor layer formed on the second conductor layer and including nickel,

wherein the third layer is to be soldered to a substrate that is different from the silicon chip, and

wherein a thickness of the first conductor layer is greater than or equal to 600 nm.

2. The semiconductor device according to claim 1 ,

wherein a boundary between the silicon chip and the first conductor layer is free from native oxide.

3. The semiconductor device according to claim 1 ,

wherein the silicon chip comprises a collector region formed within the surface of the silicon chip and includes a p-type impurity.

4. A module comprising:

the semiconductor device according to claim 1 ; and

a ceramic substrate,

wherein the semiconductor device is soldered to the ceramic substrate.

5. A method of manufacturing the module according claim 4 , the method comprising:

soldering the semiconductor device to the ceramic substrate at the bottom surface side by maintaining the soldering temperature at less than or equal to 400 degrees C.

6. The semiconductor device according to claim 1 , further comprising:

a top electrode formed on a top surface of the silicon chip to make electric contact with at least one semiconductor region that is different from a semiconductor region making electric contact with the bottom electrode.

7. A semiconductor device comprising:

a silicon chip having a plurality of semiconductor regions distributed within the silicon chip; and

a bottom electrode formed on a bottom surface of the silicon chip to make electric contact,

wherein the bottom electrode comprises:

a first conductor layer formed on the bottom surface of the silicon chip and including aluminum and silicon;

a second conductor layer formed on the first conductor layer and including titanium; and

a third conductor layer formed on the second conductor layer and including nickel, wherein:

the third layer is to be soldered to a substrate that is different from the silicon chip;

the concentration of silicon in the first conductor layer varies across a depth of the first conductor layer such that the concentration decreases at a depth between a surface making contact with the silicon chip and a surface making contact with the second conductor layer; and

a distance between the surface making contact with the silicon chip and the depth at which the concentration of silicon is at a minimum in the first conductor layer is greater than or equal to 50 nm.

8. The semiconductor device according to claim 7 ,

wherein a thickness of the first conductor layer is greater than or equal to 600 nm.

9. A semiconductor device comprising:

a silicon chip having a plurality of semiconductor regions distributed within the silicon chip; and

a bottom electrode formed on a bottom surface of the silicon chip to make electric contact,

wherein the bottom electrode comprises:

a first conductor layer formed on the bottom surface of the silicon chip and including aluminum and silicon;

a second conductor layer formed on the first conductor layer and including titanium; and

a third conductor layer formed on the second conductor layer and including nickel,

wherein the third layer is to be soldered to a substrate that is different from the silicon chip, and

wherein the concentration of silicon in the first conductor layer, between a surface making contact with the silicon chip and a depth of 25 nm from the surface making contact with the silicon chip, maintains substantially the same value before and after heat exposure during soldering of the semiconductor device to the substrate.

10. The semiconductor device according to claim 9 ,

wherein a thickness of the first conductor layer is greater than or equal to 600 nm.

11. The semiconductor device according to claim 9 , wherein:

the concentration of silicon in the first conductor layer varies across a depth of the first conductor layer so that the concentration of silicon decreases at a depth between the surface making contact with the silicon chip and a surface making contact with the second conductor layer; and

a distance between the surface making contact with the silicon chip and the depth at which the concentration of silicon is at a minimum in the first conductor layer is greater than or equal to 50 nm.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 4, 2020
From: TOYOTA JIDOSHA KABUSHIKI KAISHA
To: DENSO CORPORATION
Reel/Frame 053693/0637 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 11, 2007
From: MIZUNO, YOSHIHITO; KINOKUNI, MASAHIRO; KOIKE, SHINJI; MATSUMOTO, MASAHIRO; YANAGIHORI, FUMITSUGU
To: TOYOTA JIDOSHA KABUSHIKI KAISHA; ULVAC, INC.
Reel/Frame 019459/0642 →
Priority Claims (1)
JP 2006-161931 · Jun 12, 2006 · national
Continuity (1)
Related Publication 20070296080A1 · Dec 27, 2007