IP Library Granted Patent US 8,023,325
Granted Patent B2
US 8,023,325 · App. 13/019,048 · Granted Sep 20, 2011

Semiconductor memory having electrically erasable and programmable semiconductor memory cells

Assignee: Renesas Technology Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,023,325
App. No.
13/019,048
Granted
Sep 20, 2011
Kind
B2
Abstract

An electrically alterable non-volatile multi-level memory device and a method of operating such a device, which includes setting a status of at least one of the memory cells to one state selected from a plurality of states including at least first to fourth level states, in response to information to be stored in the one memory cell, and reading the status of the memory cell to determine whether the read out status corresponds to one of the first to fourth level states by utilizing a first reference level set between the second and third level states, a second reference level set between the first and second level states and a third reference level set between the third and fourth level states.

Claims (13)

1. A nonvolatile memory apparatus comprising:

a control unit; and

a nonvolatile memory including a plurality of memory cells, and two buffers,

wherein each of the memory cells has a threshold voltage in one of plural voltage ranges, one of which indicates an erase status, and the others of which indicate different program status,

wherein a first buffer of the two buffers is configured to be used for reading or programming for a first page, and a second buffer of the two buffers is configured to be used for reading or programming for a second page,

wherein, when data is programmed into one page of the first page and the second page, the threshold voltage of the memory cell to be programmed is moved into or kept as one of two voltage ranges,

wherein, when data is programmed into both pages of the first page and the second page, the threshold voltage of the memory cell to be programmed is moved into or kept as one of four voltage ranges, and

wherein a first memory cell to be programmed is configured to be used for storing information indicating whether one or both pages of the first page and the second page are programmed.

2. A nonvolatile memory apparatus according to claim 1 ,

wherein, after data is programmed into one page, the nonvolatile memory is capable of programming data to the other page, the threshold voltage of the memory cell to be programmed is moved into or kept as one of the four voltage ranges, and

wherein changed information is provided to the first memory cell to be programmed, wherein said changed information indicates that both pages of the first page and the second page are programmed.

3. A nonvolatile memory apparatus according to claim 2 ,

wherein the information stored in the first memory cell is configured to be used when performing a reading data operation from the nonvolatile memory cell.

Assignments (1)
MERGER/CHANGE OF NAME Recorded Sep 26, 2011
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 026971/0362 →
Priority Claims (1)
JP 9-139019 · May 28, 1997 · national
Continuity (11)
Continuation 12504307 · Jul 16, 2009
Continuation 11870196 · Oct 10, 2007
Division 11206995 · Aug 19, 2005
Continuation 11043114 · Jan 27, 2005
Continuation 10872515 · Jun 22, 2004
Continuation 10685441 · Oct 16, 2003
Continuation 10304046 · Nov 26, 2002
Continuation 09944406 · Sep 4, 2001
Continuation 09537722 · Mar 30, 2000
Continuation 09085173 · May 28, 1998
Related Publication 20110122701A1 · May 26, 2011