IP Library Granted Patent US 8,280,938
Granted Patent B2
US 8,280,938 · App. 12/346,787 · Granted Oct 2, 2012

Semi-sequential Galois Field multiplier and the method for performing the same

Assignee: Industrial Technology Research Institute
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,280,938
App. No.
12/346,787
Granted
Oct 2, 2012
Kind
B2
Abstract

Disclosed are a semi-sequential Galois field GF(2 n ) multiplier and the method thereof. The GF(2 n ) multiplier comprises two ground field multipliers over GF(2 m ), at least a constant multiplier, and multiple GF(2 m ) adders. The high-order and low-order elements from a composite field GF((2 m ) 2 ) for one operand of one GF(2 n ) multiplication are inputted in parallel into the two ground GF(2 m ) multipliers, respectively. The high-order and low-order elements from the composite field of another operand of the GF(2 n ) multiplication are sequentially inputted into the two ground GF(2 m ) multipliers. As such, multiple partial products are generated. The constant multiplication and additions are performed on the multiple partial products through the constant multiplier and the GF(2 m ) adders. This generates a high-order element and a low-order element of the composite field GF((2 m ) 2 ). After mapping these two elements of GF((2 m ) 2 ) back to GF(2 n ), the GF(2 n ) multiplication is done.

Claims (10)

1. An apparatus having multiplier, adders and registers for computing semi-sequential Galois Field (GF) GF(2 n ) multiplication with two GF(2 n ) operands, n being a positive even integer,comprising:

two single ground field GF(2 m ) multipliers, for respectively inputting a high-order element and a low-order element of the composite field of one of said two operands in parallel and inputting a high-order element and a low-order element of the composite field of the other operand of said two operands sequentially, and generating a plurality of GF(2 m ) partial products, n=2m;

at least a constant multiplier, connected to said the single ground field GF(2 m ) multiplier inputting the high-order elements of said two operands; and

a plurality of single GF(2 m ) adders;

wherein one of said two operands is mapped from GF(2 n )into GF(2 m ) through an operation of mapping into composite field to send the high-order element and the low-order element of the composite field of the one operand to the two single ground field GF(2 m ) multipliers, the high-order element and a low-order element of the composite field of the other operand pass through a respective single matrix conversion and then are send to the two single ground field GF(2 m ) multipliers, said plurality of GF(2 m )partial products pass through said constant multiplier and said plurality of single GF(2 m ) adders to obtain a high-order element and a low-order element of a GF((2 m ) 2 ) product, and said high-order element and said low-order element of said GF((2 m ) 2 ) product are mapped back to GF(2 n ) field to accomplish said GF(2 n ) multiplication.

2. The apparatus as claimed in claim 1 , wherein each of said two single ground field GF(2 m ) multipliers is realized with a Mastrivito multiplier architecture.

3. The apparatus as claimed in claim 2 , wherein said Mastrivito multiplier architecture is realized with an architecture of matrix-vector multiplier and a product matrix.

4. The apparatus as claimed in claim 1 , wherein said high-order element and said low-order element of said GF((2 m ) 2 ) product are stored temporarily in two registers respectively.

5. The apparatus as claimed in claim 1 , wherein said single matrix conversion is an integration of an operation of mapping to composite field and a product matrix.

6. The apparatus as claimed in claim 1 , wherein two control signals control the storage of said high-order element and said low-order element of said GF((2 m ) 2 ) product temporarily in two registers respectively.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2008
From: YEN, CHIH-HSU
To: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE
Reel/Frame 022042/0475 →
Priority Claims (1)
TW 97141800 A · Oct 30, 2008 · national
Continuity (1)
Related Publication 20100115017A1 · May 6, 2010