IP Library Granted Patent US 8,488,683
Granted Patent B2
US 8,488,683 · App. 13/004,088 · Granted Jul 16, 2013

Selective filtering based on the motion compensation error of two adjacent transform blocks

Inventors: Zhong Xue (Singapore, SG); Sheng Mei Shen (Singapore, SG); Teck Wee Foo (Singapore, SG); Chak Joo Lee (Singapore, SG); Shinya Kadono (Nishinomiya, JP)
Assignee: Panasonic Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,488,683
App. No.
13/004,088
Granted
Jul 16, 2013
Kind
B2
Abstract

A semiconductor for decoding coded image and audio data, which includes an audio processor that decodes coded audio data, and an image decoder that decodes image data. The image decoder removes coding distortion in pixels of two adjacent transform blocks which are motion-compensated, having a coded motion compensation error equal to zero, and are located inside a same macroblock. The image decoder includes a motion compensation block boundary detector that determines whether the motion compensation error of the two adjacent transform blocks located inside the macroblock is zero, and determines whether a boundary of two adjacent transform block is also a boundary of two adjacent motion-compensation blocks. The image decoder also includes a filter that removes coding distortion in pixels of the two adjacent transform blocks, and a selector that selects whether or not the filter removes the coding distortion based on the determination of the motion compensation block boundary detector.

Claims (14)

1. A semiconductor, comprising:

an audio processor that decodes coded audio data;

an image decoder that decodes coded image data,

wherein the image decoder removes coding distortion in pixels of two adjacent transform blocks which are motion-compensated, having a coded motion compensation error equal to zero, and are located inside a same macroblock, a transform block being a unit for which a frequency transformation is applied, and

wherein the image decoder includes:

a motion compensation block boundary detector that determines whether the motion compensation error of the two adjacent transform blocks located inside the macroblock is zero, and determines whether a boundary of two adjacent transform blocks is also a boundary of two adjacent motion-compensation blocks, a motion-compensation block being a unit for which a motion compensation is applied;

a filter that removes coding distortion in pixels of the two adjacent transform blocks; and

a selector that selects whether or not the filter removes the coding distortion based on the determination of the motion compensation block boundary detector,

wherein the selector selects that the filter removes the coding distortion in pixels of the two adjacent transform blocks when a block boundary of the two adjacent transform blocks is a boundary of two adjacent motion-compensation blocks, having a coded motion compensation error equal to zero, and being located inside a same macroblock,

wherein the selector selects that the filter does not remove the coding distortion in pixels of the two adjacent transform blocks when both of the two adjacent transform blocks are located inside either one of the two adjacent motion-compensation blocks, having a coded motion compensation error equal to be zero, and being located inside the same macroblock, and

wherein a block size of each of the two adjacent motion-compensation blocks is smaller than a block size of the same macroblock, and a block size of each of the two adjacent motion-compensation blocks is greater than a block size of the transform block.

2. The semiconductor according to claim 1 , wherein

the block size of the same macroblock is a size of 16×16 pixels, and

the block size of the transform block is a size of 4×4 pixels.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2015
From: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
To: GODO KAISHA IP BRIDGE 1
Reel/Frame 036054/0104 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2014
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 033033/0163 →
Priority Claims (4)
JP 2002-008859 · Jan 17, 2002 · national
JP 2002-110748 · Apr 12, 2002 · national
JP 2002-127101 · Apr 26, 2002 · national
JP 2002-291264 · Oct 3, 2002 · national
Continuity (6)
Continuation 11928468 · Oct 30, 2007
Continuation 10466549
Provisional Application 60333763 · Nov 29, 2001
Provisional Application 60333767 · Nov 29, 2001
Provisional Application 60394312 · Jul 9, 2002
Related Publication 20110103488A1 · May 5, 2011