IP Library Granted Patent US 8,716,747
Granted Patent B2
US 8,716,747 · App. 13/366,896 · Granted May 6, 2014

Semiconductor device

Inventors: Jun Saito (Nagoya, JP); Sachiko Aoi (Nagoya, JP); Takahide Sugiyama (Aichi-gun, JP)
Assignee: Toyota Jidosha Kabushiki Kaisha
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,716,747
App. No.
13/366,896
Granted
May 6, 2014
Kind
B2
Abstract

A diode region and an IGBT region are formed in a semiconductor layer of a semiconductor device. A lifetime controlled region is formed in the semiconductor layer. In a plan view, the lifetime controlled region has a first lifetime controlled region located in the diode region and a second lifetime controlled region located in a part of the IGBT region. The second lifetime controlled region extends from a boundary of the diode region and the IGBT region toward the IGBT region. In the plan view, a tip of the second lifetime controlled region is located in a forming area of the body region in the IGBT region.

Claims (22)

1. A semiconductor device comprising:

a semiconductor layer in which a diode region and an IGBT region are formed, wherein,

the diode region includes a p-type anode region formed in a top surface portion of the semiconductor layer and an n-type cathode region formed in a bottom portion of the semiconductor layer,

the IGBT region includes a p-type body region formed in the top surface portion of the semiconductor layer and a p-type collector region formed in the bottom portion of the semiconductor layer,

a lifetime controlled region is formed in the semiconductor layer such that the lifetime controlled region continuously extends along a lateral direction of the semiconductor layer,

in a plan view, the lifetime controlled region has a first lifetime controlled region located in the diode region and a second lifetime controlled region located in a part of the IGBT region,

the second lifetime controlled region extends from a boundary of the diode region and the IGBT region toward the IGBT region, wherein a tip of the second lifetime controlled region is located in an area that is equal to or more than 60 μm from the boundary along the lateral direction, and

in the plan view, the tip of the second lifetime controlled region is located in a forming area of the body region in the IGBT region.

2. The semiconductor device according to claim 1 , wherein

the tip of the second lifetime controlled region is located in an area that is equal to or less than 500 μm from the boundary along the lateral direction.

3. A semiconductor device comprising:

a semiconductor layer in which a diode region and an IGBT region are formed, wherein,

the diode region includes a p-type anode region formed in a top surface portion of the semiconductor layer and an n-type cathode region formed in a bottom portion of the semiconductor layer,

the IGBT region includes a p-type body region formed in the top surface portion of the semiconductor layer and a p-type collector region formed in the bottom portion of the semiconductor layer,

a lifetime controlled region is formed in the semiconductor layer such that the lifetime controlled region continuously extends along a lateral direction of the semiconductor layer,

in a plan view, the lifetime controlled region has a first lifetime controlled region located in the diode region and a second lifetime controlled region located in a part of the IGBT region,

the second lifetime controlled region extends from a boundary of the diode region and the IGBT region toward the IGBT region, and

in the plan view, a tip of the second lifetime controlled region is located in a forming area of the body region in the IGBT region;

wherein a plurality of trench gates is formed to penetrate the body region, and

in the plan view, the tip of the second lifetime controlled region is located in an area that is beyond the trench gate that is closest to the diode region.

4. The semiconductor device according to claim 3 , wherein

the tip of the second lifetime controlled region is located in an area that is equal to or less than 500 μm from the boundary along the lateral direction.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2020
From: TOYOTA JIDOSHA KABUSHIKI KAISHA
To: DENSO CORPORATION
Reel/Frame 053758/0771 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2012
From: SAITO, JUN
To: TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 027663/0740 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2012
From: AOI, SACHIKO; SUGIYAMA, TAKAHIDE
To: KABUSHIKI KAISHA TOYOTA CHUO KENKYUSHO
Reel/Frame 027663/0773 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2012
From: KABUSHIKI KAISHA TOYOTA CHUO KENKYUSHO
To: TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 027663/0839 →
Priority Claims (1)
JP 2010-086148 · Apr 2, 2010 · national
Continuity (2)
Continuation PCTJP2010060945 · Jun 28, 2010
Related Publication 20120132955A1 · May 31, 2012