IP Library Granted Patent US 8,754,792
Granted Patent B2
US 8,754,792 · App. 13/602,194 · Granted Jun 17, 2014

System and method for fixed rate entropy coded scalar quantization

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,754,792
App. No.
13/602,194
Granted
Jun 17, 2014
Kind
B2
Abstract

A system and method combine an entropy coding algorithm like Huffman or arithmetic coding with a fixed length coding scheme and can improve the compression performance in a fixed rate compression scheme. The fixed length code assigns codes with a fixed length to symbols that have the highest probability of occurrence. Therefore, fixed length coding is used if all symbols in the sequence are from the set of symbols that have the highest probability values. Otherwise an entropy coding algorithm (e.g. Huffman coding) is used to encode quantized symbols.

Claims (7)

1. A fixed rata data encoder which compresses a fixed number of input samples into a fixed number of bits, comprising:

a quantization logic configured to quantize a sample;

a coding logic configured to receive and code the quantized sample, the coding logic including more than one coding logics, wherein

a first coding logic includes an entropy coding;

a second coding logic includes a coding logic that assigns shorter or equal length code words to symbols with a probability higher than other symbols and results in a higher bit rate than the entropy coding if used in a variable rate lossless coding of the samples if the probability distribution of the samples remains unchanged over time; and

a packet builder, communicatively coupled to the coding logic, configured to build a packet with the encoded samples.

2. The encoder of claim 1 , wherein the entropy coding logic includes a Huffman coding logic, an arithmetic coding logic, a universal coding logic, or a Golomb coding logic.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 9, 2022
From: V-SILICON SEMICONDUCTOR (HEFEI) CO. LTD.
To: V-SILICON SEMICONDUCTOR (HANGZHOU) CO. LTD.
Reel/Frame 061399/0930 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2018
From: V-SILICON INC.; V-SILICON INTERNATIONAL INC.
To: V-SILICON SEMICONDUCTOR (HEFEI) CO. LTD.
Reel/Frame 047220/0398 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 11, 2018
From: SIGMA DESIGNS, INC.
To: V-SILICON INC.; V-SILICON INTERNATIONAL INC.
Reel/Frame 046330/0733 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 2, 2012
From: SHOA HASSANI LASHDAN, ALIREZA
To: SIGMA DESIGNS, INC.
Reel/Frame 028889/0898 →