IP Library Granted Patent US 8,855,950
Granted Patent B2
US 8,855,950 · App. 13/763,813 · Granted Oct 7, 2014

Interprocessor communication measurement system

Inventors: Takashi Yamamoto (Kawasaki, JP); Toshikazu Ueki (Yokohama, JP); Kenta Sato (Kawasaki, JP)
Assignee: Fujitsu Limited
G06F11/34G06F15/167G06F11/3096H04L43/18G06F11/3006G06F11/349
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,855,950
App. No.
13/763,813
Granted
Oct 7, 2014
Kind
B2
Abstract

An interprocessor communication measurement system for an information processing apparatus having a plurality of processors which may send data to the other processors through a plurality of communication channels, includes a socket which is connected with communication channels and electrically connects a processor attached thereto with the communication channels, a measurement node which is attached to the socket in place of the processor and electrically connected with the communication channels, wherein the measurement node includes a routing unit configured to send data destined for any one of the other processors to the one of the other processors through the communication channels and an intercepting unit configured to intercept data sent through the routing unit, and a storing unit configured to store data intercepted by the intercepting unit of the measurement node.

Claims (13)

1. An interprocessor communication measurement system for an information processing apparatus having a plurality of processors each of which may send data to other processors through a plurality of communication channels, the interprocessor communication measurement system comprising:

a socket which is connected with the plurality of communication channels and electrically connects a processor of the plurality of processors attached thereto with the plurality of communication channels;

a measurement node which is attached to the socket in place of the processor and electrically connected with the plurality of communication channels, wherein the measurement node includes a routing unit configured to send data destined for any one of the other processors to the one of the other processors through the plurality of communication channels and an intercepting unit configured to intercept data sent through the routing unit; and

a storing unit configured to store data intercepted by the intercepting unit of the measurement node,

wherein the plurality of communication channels individually connect the plurality of processors to each other, and

each processor includes:

a plurality of ports individually connected with the plurality of communication channels;

a routing table configured to define a relation between a destination processor of data and a port from which the data is sent;

a routing unit configured to refer to the routing table to determine a port to send data destined for any one of the other processors and send the data destined for any one of the other processors from the determined port; and

a routing table changing unit configured to rewrite the routing table of each processor as another routing table in which a port connected with one of the plurality of communication channels connecting with the measurement node is defined as a port to send data destined for any one of the other processors.

2. The interprocessor communication measurement system according to claim 1 , wherein:

the measurement node further comprises a measuring unit configured to measure a state of each communication channel connected with the socket; and

the storing unit also stores information about the state of each communication channel measured by the measuring unit.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ORIGINAL COVER SHEET BY REMOVING PATENT NUMBER 10586039 PREVIOUSLY RECORDED ON REEL 69272 FRAME 546. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 1, 2025
From: FUJITSU LIMITED
To: FSAS TECHNOLOGIES INC.
Reel/Frame 070764/0091 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 25, 2024
From: FUJITSU LIMITED
To: FSAS TECHNOLOGIES INC.
Reel/Frame 069272/0546 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 13, 2013
From: YAMAMOTO, TAKASHI; UEKI, TOSHIKAZU; SATO, KENTA
To: FUJITSU LIMITED
Reel/Frame 029805/0665 →
Continuity (2)
Continuation PCTJP2010064300 · Aug 24, 2010
Related Publication 20130151173A1 · Jun 13, 2013