IP Library Granted Patent US 9,012,991
Granted Patent B2
US 9,012,991 · App. 14/449,806 · Granted Apr 21, 2015

Semiconductor device

Inventor: Kazunobu Kuwazawa (Sakata, JP)
Assignee: Seiko Epson Corporation
H01L29/7816H01L29/1095H01L29/4232H01L23/481H01L29/41725
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,012,991
App. No.
14/449,806
Granted
Apr 21, 2015
Kind
B2
Abstract

A semiconductor device includes an N − -type well 13 , a P-type body diffusion layer 14 , an N + -type source diffusion layer 18 , an N + -type drain diffusion layer 19 , and a P + -type body contact region 32 . A plurality of the P + -type body contact regions 32 are located along gate electrodes 17 a and 17 b , a plurality of first contact holes 25 are located along the gate electrodes, and a plurality of second contact holes 27 are located along the gate electrodes. The pitch of the plurality of P + -type body contact regions 32 is larger than the pitch of the plurality of first contact holes 25.

Claims (24)

1. A semiconductor device comprising:

a first conductivity type first diffusion layer located in a semiconductor layer;

a gate electrode located over the first diffusion layer and the semiconductor layer via a gate insulation film;

a second conductivity type second diffusion layer that is one of a source region and a drain region, and is located in the first diffusion layer to one side of the gate electrode in a channel length direction;

a second conductivity type third diffusion layer that is the other of the source region and the drain region, and is located in the semiconductor layer to the other side of the gate electrode in the channel length direction;

a plurality of first conductivity type fourth diffusion layers that are located in the second diffusion layer and are electrically connected to the first diffusion layer;

an insulation film that is located over the semiconductor layer, the first diffusion layer, and the gate electrode;

a plurality of first contact holes that are located in the insulation film, and are located over the second diffusion layer and the fourth diffusion layer; and

a plurality of second contact holes that are located in the insulation film, and are located over the third diffusion layer,

wherein the plurality of fourth diffusion layers are located along the gate electrode, and each of the plurality of fourth diffusion layers is surrounded by the second diffusion layer,

the plurality of first contact holes are located along the gate electrode,

the plurality of second contact holes are located along the gate electrode, and

a pitch of the plurality of fourth diffusion layers is larger than a pitch of the plurality of first contact holes.

2. The semiconductor device according to claim 1 ,

wherein the plurality of fourth diffusion layers are located in a line along the gate electrode,

the plurality of first contact holes are located in a line along the gate electrode,

the plurality of second contact holes are located in a line along the gate electrode, and

the pitch of the plurality of first contact holes is the same as the pitch of the plurality of second contact holes.

3. The semiconductor device according to claim 1 , wherein the plurality of first contact holes include a contact hole that overlaps with the second diffusion layer and does not overlap with the fourth diffusion layer, and a contact hole that overlaps with the fourth diffusion layer and does not overlap with the second diffusion layer.

4. The semiconductor device according to claim 3 , wherein the plurality of first contact holes include a contact hole that overlaps with the second diffusion layer and the fourth diffusion layer.

5. The semiconductor device according to claim 3 , wherein at least one of the plurality of fourth diffusion layers does not overlap with any of the plurality of first contact holes.

6. The semiconductor device according to claim 1 , wherein the plurality of first contact holes include a contact hole that establishes contact with the second diffusion layer and a contact hole that establishes contact with the fourth diffusion layer.

7. The semiconductor device according to claim 6 , wherein the plurality of first contact holes include a contact hole that establishes contact with both the second diffusion layer and one of the fourth diffusion layers.

8. The semiconductor device according to claim 6 , wherein at least one of the plurality of fourth diffusion layers does not have contact with any of the plurality of first contact holes.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2024
From: CRYSTAL LEAP ZRT
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 066761/0627 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 1, 2024
From: SEIKO EPSON CORPORATION
To: CRYSTAL LEAP ZRT
Reel/Frame 066162/0434 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S ADDRESS PREVIOUSLY RECORDED ON REEL 033447 FRAME 0219. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Aug 22, 2014
From: KUWAZAWA, KAZUNOBU
To: SEIKO EPSON CORPORATION
Reel/Frame 033591/0575 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 1, 2014
From: KUWAZAWA, KAZUNOBU
To: SEIKO EPSON CORPORATION
Reel/Frame 033447/0219 →
Priority Claims (1)
JP 2013-162289 · Aug 5, 2013 · national
Continuity (1)
Related Publication 20150035056A1 · Feb 5, 2015