IP Library Granted Patent US 9,304,708
Granted Patent B2
US 9,304,708 · App. 14/147,767 · Granted Apr 5, 2016

Data accessing method and electronic apparatus utilizing the data accessing method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,304,708
App. No.
14/147,767
Granted
Apr 5, 2016
Kind
B2
Abstract

A data access method applicable on an electronic apparatus is provided. The electronic apparatus comprises a control unit, a first storage apparatus, and a second storage apparatus. The method comprising: storing a first part of data and a second part of data of a data group in the first storage apparatus and the second storage apparatus, respectively; and selectively accessing the first storage apparatus and the second storage apparatus via different data paths for the first part of data and the second part of data, wherein access speed to the first storage apparatus is different from access speed to the second storage apparatus.

Claims (20)

1. A data access method applicable on an electronic apparatus comprising a first storage apparatus and a second storage apparatus, the method comprising:

storing a first part of data and a second part of data of an image frame in the first storage apparatus and the second storage apparatus, respectively, wherein the first storage apparatus comprises static random access memory and the second storage apparatus comprises a stand alone memory device with different characteristics compared to the static random access memory;

selectively accessing the first storage apparatus and the second storage apparatus via different data access paths for the first part of data and the second part of data;

classifying portions of the image frame to the first part of data and the second part of data in an alternative fashion before the storing step; and

the accessing step comprising accessing the first storage apparatus and the second storage apparatus in an alternative fashion,

wherein access speed to the first storage apparatus is different from access speed to the second storage apparatus.

2. The data access method of claim 1 , wherein the electronic apparatus further comprises at least one internal circuit, the first storage apparatus and the at least one internal circuit is integrated in a chip, the second storage apparatus is coupled to the electronic apparatus via an interface, and the second storage apparatus is removable from the interface.

3. The data access method of claim 1 , wherein the image frame further comprises a third part of data, the second part of data is concatenated to the first part of data, and the third part of data is concatenated to the second part of data, the storing step comprising storing the first part of data and the third part of data in one of the first and the second storage apparatus and storing the second part of data in the other one of the first and the second storage apparatus; and

the accessing step comprising sequentially accessing the first part of data, the second part of data, and the third part of data.

4. The data access method of claim 1 , the storing step comprising storing a plurality of odd pixel rows of the image frame in one of the first and the second storage apparatus and storing a plurality of even pixel rows of the image frame in another one of the first and the second storage apparatus; and

the accessing step comprising sequentially accessing the pixel rows of the image frame.

5. An electronic apparatus, comprising:

a first storage apparatus;

a second storage apparatus, wherein an access speed to the first storage apparatus is higher than an access speed to the second storage apparatus, wherein the first storage apparatus comprises static random access memory and the second storage apparatus comprises a stand alone memory device with different characteristics compared to the static random access memory; and

a control unit, configured to access the first storage apparatus and the second storage apparatus via different data paths,

wherein the control unit is further configured to store a first part of data and a second part of data of an image frame in the first storage apparatus and the second storage apparatus, respectively, and to selectively access the first storage apparatus and the second storage apparatus via different data paths for the first part of data and the second part of data, and

wherein portions of the image frame are classified to the first part of data and the second part of data in alternative fashion, and the electronic apparatus accesses the first storage apparatus and the second storage apparatus in alternative fashion.

6. The electronic apparatus of claim 5 , wherein the electronic apparatus further comprises at least one internal circuit, the first storage apparatus and the at least one internal circuit is integrated in a chip, the second storage apparatus is coupled to the electronic apparatus via an interface, and the second storage apparatus is removable from the interface.

7. The electronic apparatus of claim 5 , wherein the image frame further comprises a third part of data, the second part of data is concatenated to the first part of data, and the third part of data is concatenated to the second part of data, wherein the control unit is further configured to store the first part of data and the third part of data in one of the first and the second storage apparatus, store the second part of data in another one of the first and the second storage apparatus, and sequentially access the first part of data, the second part of data, and the third part of data.

8. The electronic apparatus of claim 5 , wherein the control unit is further configured to store a plurality of odd pixel rows of the image frame in one of the first and the second storage apparatus, store a plurality of even pixel rows of the image frame in another one of the first and the second storage apparatus, and sequentially access the pixel rows of the image frame.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 18, 2021
From: MEDIATEK INC.
To: XUESHAN TECHNOLOGIES INC.
Reel/Frame 056593/0167 →
MERGER Recorded Jun 8, 2020
From: MSTAR SEMICONDUCTOR, INC.
To: MEDIATEK INC.
Reel/Frame 052871/0833 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 6, 2014
From: TU, YING-CHIEH; HONG, WEI-HSIANG; LIN, YU-CHENG
To: MSTAR SEMICONDUCTOR, INC.
Reel/Frame 031894/0073 →