IP Library Granted Patent US 9,502,574
Granted Patent B2
US 9,502,574 · App. 14/249,329 · Granted Nov 22, 2016

Thin film transistor and manufacturing method thereof

Inventors: Seung-Hwan Cho (Yeontong, KR); Young Ki Shin (Hwaseong-si, KR); Dong Hwan Shim (Yongin-si, KR); Yoon Ho Khang (Yongin-si, KR); Hyun Jae Na (Seoul, KR)
Assignee: Samsung Display Co., Ltd.
H01L29/7869H01L29/66969H01L29/78696
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,502,574
App. No.
14/249,329
Granted
Nov 22, 2016
Kind
B2
Abstract

A thin film transistor includes: a first semiconductor layer; a second semiconductor layer disposed on the first semiconductor layer; and a pair of source region and drain region formed by doping both sides of the first semiconductor layer and the second semiconductor layer with impurities, and the source region includes a first source layer on the same plane as the first semiconductor layer and a second source layer on the same plane as the second semiconductor layer, and the drain region includes a first drain layer on the same plane as the first semiconductor layer and a second drain layer on the same plane as the second semiconductor layer, and only one of the first semiconductor layer and the second semiconductor layer is a transistor channel layer.

Claims (31)

1. A thin film transistor, comprising:

a first semiconductor layer;

a second semiconductor layer on the first semiconductor layer;

a first source layer and a first drain layer,

wherein the entire first drain layer forms a first coplanar layer with the first semiconductor layer and does not overlap with the first semiconductor layer,

wherein the first drain layer a same thickness as the first semiconductor layer, and

wherein the first source layer and the first drain layer are at both sides of the first semiconductor layer;

a second source layer and a second drain layer,

wherein the entire second drain layer forms a second coplanar layer with the second semiconductor layer and does not overlap with the second semiconductor layer,

wherein the second drain layer has a same thickness as the second semiconductor layer,

wherein the second source layer and the second drain layer are at both sides of the second semiconductor layer, and

wherein only one of the first semiconductor layer and the second semiconductor layer is a transistor channel layer; and

a gate insulating layer directly formed on the second coplanar layer.

2. The thin film transistor of claim 1 , wherein:

cations of the first semiconductor layer and the second semiconductor layer are the same as each other.

3. The thin film transistor of claim 1 , further comprising:

a gate electrode on the gate insulating layer.

4. The thin film transistor of claim 3 , wherein:

the second semiconductor layer is the channel layer.

5. The thin film transistor of claim 4 , wherein:

a carrier concentration of the first semiconductor layer is lower than that of the second semiconductor layer.

6. The thin film transistor of claim 5 , wherein:

the carrier concentration of the first semiconductor layer is equal to or less than 1 e 15 /cm 3 , and the carrier concentration of the second semiconductor layer is equal to or more than 1 e 17 /cm 3 .

7. The thin film transistor of claim 6 , further comprising:

a source region comprising the first source layer and the second source layer; and

a drain region comprising the first drain layer and the second drain layer, wherein:

a carrier concentration of each of the source region and the drain region is equal to or more than 1 e 19 /cm 3 .

8. The thin film transistor of claim 4 , wherein:

the first semiconductor layer comprises an insulating material dopable with impurities.

9. The thin film transistor of claim 4 , wherein:

the first semiconductor layer functions as a light blocking layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 21, 2022
From: SAMSUNG DISPLAY CO., LTD.
To: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 060778/0543 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 12, 2014
From: CHO, SEUNG-HWAN; SHIN, YOUNG KI; SHIM, DONG HWAN; KHANG, YOON HO; NA, HYUN JAE
To: SAMSUNG DISPLAY CO., LTD
Reel/Frame 032661/0849 →
Priority Claims (1)
KR 10-2013-0109888 · Sep 12, 2013 · national
Continuity (1)
Related Publication 20150069399A1 · Mar 12, 2015