IP Library Granted Patent US 9,525,097
Granted Patent B2
US 9,525,097 · App. 14/214,559 · Granted Dec 20, 2016

Photovoltaic module having printed PV cells connected in series by printed conductors

Inventors: Tricia Youngbull (Tempe, AZ); Bradley Steven Oraw (Chandler, AZ); William Johnstone Ray (Fountain Hills, AZ)
Assignee: Nthdegree Technologies Worldwide Inc.
H01L31/18H01L31/03529H01L31/035281H01L31/046H01L31/0463H01L31/0465Y02E10/50
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,525,097
App. No.
14/214,559
Granted
Dec 20, 2016
Kind
B2
Abstract

A PV module is formed having an array of PV cells, where the cells are separated by gaps. Each cell contains an array of small silicon sphere diodes (10-300 microns in diameter) connected in parallel. The diodes and conductor layers may be patterned by printing. A continuous metal substrate supports the diodes and conductor layers in all the cells. A dielectric substrate is laminated to the metal substrate. Trenches are then formed by laser ablation around the cells to sever the metal substrate to form electrically isolated PV cells. A metallization step is then performed to connect the cells in series to increase the voltage output of the PV module. An electrically isolated bypass diode for each cell is also formed by the trenching step. The metallization step connects the bypass diode and its associated cell in a reverse-parallel relationship.

Claims (21)

1. A process for forming a solar cell structure comprising:

depositing a first conductor layer on a metal substrate;

providing a plurality of diode spheres on the first conductor layer as a first diode layer, the diode spheres having a top surface portion of a first conductivity type, for being exposed to the sun to generate electricity, and having a bottom surface portion of a second conductivity type electrically contacting the first conductor layer;

depositing a second conductor layer electrically contacting the top surface portion,

wherein at least the diode layer and the second conductor layer are patterned to form an array of cells, wherein there is a gap between adjacent cells;

providing a dielectric substrate affixed to a bottom surface of the metal substrate;

laser ablating first trenches through at least the metal substrate to form a plurality of electrically isolated cells; and

interconnecting at least some of the cells in series by electrically connecting the first conductor layer of one cell to the second conductor layer of an adjacent cell.

2. The process of claim 1 further comprising forming a bypass diode associated with each cell by forming second trenches through at least the metal substrate within each cell and interconnecting the bypass diode and its associated cell in a reverse-parallel relationship.

3. The process of claim 1 wherein the step of providing the diode spheres comprises printing semiconductor spheres in an ink on the first conductor layer and then curing the ink.

4. The process of claim 1 wherein the step of laser ablating comprises forming the first trenches only through the metal substrate down to the dielectric substrate.

5. The process of claim 1 wherein the first conductor layer is patterned when deposited to correspond to the array of cells.

6. The process of claim 1 wherein an edge of the metal substrate extends out from each of the cells after the step of laser ablating to gain electrical access to the bottom surface portion of the diodes.

7. The process of claim 1 wherein the second conductor layer comprises a transparent conductor material.

8. The process of claim 1 wherein the step of interconnecting comprises printing a patterned metal layer to interconnect the cells in series.

9. The process of claim 1 where the step of providing the diode spheres comprises depositing semiconductor spheres on the first conductor layer and then doping the semiconductor spheres to create a pn junction in each of the semiconductor spheres to create the diode spheres.

10. The process of claim 1 wherein all steps are performed at atmospheric pressures.

11. The process of claim 1 wherein the process is a roll-to-roll process.

12. The process of claim 1 wherein the diode spheres comprise microscopic silicon spheres.

13. The process of claim 1 wherein the cells are connected in series in a serpentine pattern.

14. The process of claim 1 wherein the diode spheres comprise microscopic diode spheres, wherein each of the cells comprises a subset of the plurality of diode spheres connected in parallel.

Assignments (7)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 29, 2025
From: PRINTED ENERGY PTY LTD.
To: RABIN WORLDWIDE, INC.
Reel/Frame 071250/0319 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE’S NAME PREVIOUSLY RECORDED ON REEL 69534 FRAME 121. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 2, 2025
From: RABIN WORLDWIDE, INC.
To: PRINTEGRICA, INC.
Reel/Frame 071162/0028 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2024
From: RABIN WORLDWIDE, INC.
To: PRINTEGRICA
Reel/Frame 069534/0121 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 14, 2017
From: NTHDEGREE TECHNOLOGIES WORLDWIDE INC
To: PRINTED ENERGY PTY LTD
Reel/Frame 041002/0593 →
RELEASE OF SECURITY INTEREST Recorded Dec 21, 2016
From: PLANNING FOR SUCCESS LLC
To: NTHDEGREE TECHNOLOGIES WORLDWIDE INC
Reel/Frame 041085/0789 →
SECURITY INTEREST Recorded Mar 25, 2016
From: NTHDEGREE TECHNOLOGIES WORLDWIDE INC
To: PLANNING FOR SUCCESS LLC
Reel/Frame 038260/0059 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 15, 2014
From: YOUNGBULL, TRICIA; ORAW, BRADLEY STEVEN; RAY, WILLIAM JOHNSTONE
To: NTHDEGREE TECHNOLOGIES WORLDWIDE INC.
Reel/Frame 032448/0449 →
Continuity (2)
Provisional Application 61790507 · Mar 15, 2013
Related Publication 20140261674A1 · Sep 18, 2014