IP Library Granted Patent US 9,540,232
Granted Patent B2
US 9,540,232 · App. 14/507,177 · Granted Jan 10, 2017

Method and structure of MEMS WLCSP fabrication

Inventor: Chien Chen Lee (San Jose, CA)
Assignee: mCube Inc.
B81C1/00301B81B2201/0235B81B2201/0242B81B2201/0257B81B2201/0264B81C2203/0109B81C2203/0154
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,540,232
App. No.
14/507,177
Granted
Jan 10, 2017
Kind
B2
Abstract

A method for fabricating a MEMS-IC device structure can include receiving a CMOS substrate comprising a plurality of CMOS circuits and a surface portion. A MEMS substrate having at least one MEMS device can be received and coupled to the CMOS substrate. The MEMS substrate and the surface portion of the CMOS substrate can be encapsulated with a molding material, which forms a top surface. A first plurality of vias can be created in the molding material from the top surface to the surface portion of the CMOS substrate. A conductive material can be disposed within the first plurality of vias such that the conductive material is electrically coupled to a portion of the CMOS substrate. A plurality of interconnects can be formed from the conductive material to the top surface of the molding material and a plurality of solder balls can be formed upon these interconnects.

Claims (39)

1. A method for fabricating a MEMS (Micro Electro Mechanical System) IC (Integrated Circuit) device comprising:

receiving a CMOS substrate comprising a plurality of CMOS circuits and a first plurality of interconnection locations, wherein the first plurality of interconnection locations comprises a first set of locations and a second set of locations, wherein the CMOS substrate includes a surface portion, and wherein the first set of locations is disposed upon the surface portion;

receiving a MEMS substrate comprising at least one MEMS device and a second plurality of interconnection locations comprising a third set of locations;

coupling the MEMS substrate to the CMOS substrate such that the second set of locations are coupled to the third set of locations;

encapsulating the MEMS substrate and the surface portion of the CMOS substrate with a molding material, wherein the molding material forms a top surface;

creating a first plurality of vias in the molding material from the top surface to the surface portion of the CMOS substrate, thereby exposing at least a portion of the first set of locations;

disposing a conductive material in the first plurality of vias such that the conductive material is electrically coupled to the first set of locations; and

forming a plurality of interconnects from the conductive material to the top surface of the molding material.

2. The method of claim 1 further comprising forming a plurality of solder balls upon the plurality of interconnects.

3. The method of claim 1 wherein creating the first plurality of vias in the molding material comprises applying a laser drill to the molding material to thereby create the one or more vias from the top surface to the surface portion of the CMOS substrate.

4. The method of claim 1 wherein forming a plurality of interconnects comprises forming a RDL (Redistribution Layer) overlying top surface of the molding material.

5. The method of claim 1 wherein the encapsulating of the MEMS substrate and the surface portion of the CMOS substrate with a molding material comprises encapsulating the MEMS substrate and the surface portion of the CMOS substrate with a plastic material, a polymer material, or an epoxy resin material.

6. The method of claim 1 wherein the disposing of the conductive material in the first plurality of vias comprises disposing a copper material, a silver material, a polymer material, or an epoxy resin material.

7. The method of claim 1 further comprising

physically coupling an additional MEMS substrate to the MEMS substrate, wherein the additional MEMS substrate comprises an upper surface and a fourth set of locations; and

wherein encapsulating the MEMS substrate comprises encapsulating the MEMS substrate, the additional MEMS substrate, and the surface portion of the CMOS substrate with a molding material, wherein the molding material forms a top surface.

8. The method of claim 7 further comprising:

creating a second plurality of vias in the molding material from the top surface of the molding material to the upper surface of the additional MEMS substrate, thereby exposing at least a portion of the fourth set of locations; and

disposing the conductive material in the second plurality of vias such that the conductive material is electrically coupled to the fourth set of locations.

9. The method of claim 8 wherein the additional MEMS substrate is selected from a group consisting of: a magnetic sensor, a gyroscope, a pressure sensor.

10. The method of claim 8 wherein the MEMS substrate comprises a multi-axis accelerometer.

11. A method for fabricating a MEMS (Micro Electro Mechanical System) IC (Integrated Circuit) device comprising:

receiving a CMOS substrate comprising a plurality of CMOS circuits and a first plurality of interconnection locations, wherein the first plurality of interconnection locations comprises a first set of locations and a second set of locations, wherein the CMOS substrate includes a surface portion, and wherein the first set of locations is disposed upon the surface portion;

receiving a MEMS substrate comprising at least one MEMS device and a second plurality of interconnection locations comprising a third set of locations;

coupling the MEMS substrate to the CMOS substrate such that the second set of locations are coupled to the third set of locations, and the first set of locations being exposed outside the MEMS substrate;

encapsulating the MEMS substrate and the surface portion of the CMOS substrate with a molding material, wherein the molding material forms a top surface;

creating a first plurality of vias in the molding material from the top surface to the surface portion of the CMOS substrate, thereby exposing at least a portion of the first set of locations;

disposing a conductive material in the first plurality of vias such that the conductive material is electrically coupled to the first set of locations; and

forming a plurality of interconnects from the conductive material to the top surface of the molding material.

12. The method of claim 11 further comprising forming a plurality of solder balls upon the plurality of interconnects.

13. A method for fabricating a MEMS (Micro Electro Mechanical System) IC (Integrated Circuit) device comprising:

receiving a CMOS substrate comprising a plurality of CMOS circuits and a first plurality of interconnection locations, wherein the first plurality of interconnection locations comprises a first set of locations and a second set of locations, wherein the CMOS substrate includes a surface portion, and wherein the first set of locations is disposed upon the surface portion;

receiving a MEMS substrate comprising at least one MEMS device and a second plurality of interconnection locations comprising a third set of locations;

coupling the MEMS substrate to the CMOS substrate such that the second set of locations are electrically coupled to the third set of locations;

coupling at least one of the first set of locations to a contact point on top of the MEMS substrate using a wire;

encapsulating the MEMS substrate and the surface portion of the CMOS substrate with a molding material, wherein the molding material forms a top surface;

partially removing the molding material to expose the wire; and

forming a plurality of interconnects overlying the molding material, at least one interconnect being coupled to the exposed wire.

14. The claim of 13 , further comprising forming a plurality of solder balls upon the plurality of interconnects.

Assignments (10)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 8, 2026
From: MOVELLA INC.
To: PACIFIC RESEARCH GROUP PTE. LTD.
Reel/Frame 075352/0224 →
NOTICE OF GRANT OF SECURITY INTEREST IN PATENTS Recorded Nov 15, 2022
From: MOVELLA INC.
To: WILMINGTON SAVINGS FUND SOCIETY, FSB, AS AGENT
Reel/Frame 061948/0764 →
RELEASE OF SECURITY INTEREST Recorded Nov 15, 2022
From: EASTWARD FUND MANAGEMENT, LLC
To: MOVELLA INC. (FORMERLY KNOWN AS MCUBE, INC.)
Reel/Frame 061940/0635 →
RELEASE OF SECURITY INTEREST Recorded Nov 15, 2022
From: EASTWARD FUND MANAGEMENT, LLC
To: MOVELLA INC.
Reel/Frame 061940/0602 →
RELEASE OF SECURITY INTEREST Recorded Nov 14, 2022
From: SILICON VALLEY BANK
To: MOVELLA INC. (FORMERLY KNOWN AS MCUBE, INC.)
Reel/Frame 061936/0024 →
CHANGE OF NAME Recorded Oct 31, 2022
From: MCUBE, INC.
To: MOVELLA INC.
Reel/Frame 061601/0403 →
SECURITY INTEREST Recorded Dec 16, 2021
From: MOVELLA INC.
To: EASTWARD FUND MANAGEMENT, LLC
Reel/Frame 058520/0690 →
SECURITY INTEREST Recorded Sep 2, 2020
From: MCUBE, INC.
To: EASTWARD FUND MANAGEMENT, LLC
Reel/Frame 053826/0626 →
SECURITY INTEREST Recorded Jun 11, 2020
From: MCUBE, INC.
To: SILICON VALLEY BANK
Reel/Frame 052909/0119 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 21, 2015
From: LEE, CHIEN CHEN
To: MCUBE, INC.
Reel/Frame 034780/0393 →
Continuity (2)
Provisional Application 61887214 · Oct 4, 2013
Related Publication 20150166330A1 · Jun 18, 2015