IP Library Granted Patent US 9,666,366
Granted Patent B2
US 9,666,366 · App. 10/951,972 · Granted May 30, 2017

Method of making multi-layer electronic components with plated terminations

Inventors: Andrew P. Ritter (Surfside Beach, SC); Robert Heistand, II (Myrtle Beach, SC); John L. Galvagni (Surfside Beach, SC); Sriram Dattaguru (Myrtle Beach, SC)
Assignee: AVX Corporation
H01G4/008C23C18/1651C23C18/1653C23C18/32C23C18/38C23C18/48C23C28/021C23C28/023C25D5/02C25D7/00H01C1/14H01C7/008H01C7/10H01G4/005H01G4/012H01G4/12H01G4/228H01G4/232H01G4/30H05K3/02H05K3/403H05K2201/09709Y10T29/417Y10T29/42Y10T29/43Y10T29/435Y10T29/49002Y10T29/49099Y10T29/49101
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,666,366
App. No.
10/951,972
Granted
May 30, 2017
Kind
B2
Abstract

Improved method steps for making a multilayer electronic components are disclosed. Monolithic components are formed with plated terminations whereby the need for typical thick-film termination stripes is eliminated or greatly simplified. Such termination technology eliminates many typical termination problems and enables a higher number of terminations with finer pitch, which may be especially beneficial on smaller electronic components. Electrodes and insulating substrates are provided in an interleaved arrangement and selected portions of the electrodes are exposed along selected edges of the substrates. Anchor tabs, which are not in direct contact with the electrodes and offer additional nucleation points for plated structures, may also optionally be provided and exposed in some embodiments. Termination material is then plated to the exposed portions of the electrodes and optional anchor tabs, such as via electroless and/or electrochemical processes, until exposed portions of selected groups thereof are connected.

Claims (23)

1. A method of making a multi-layer electronic component, comprising the steps of:

providing a plurality of insulating substrates each having an upper and a lower surface, said substrates each being delimited laterally by edges;

interleaving a plurality of electrodes between selected of said plurality of insulating substrates;

exposing selected portions of said electrodes along at least one edge of said substrates;

providing anchor tabs interleaved at selected locations between the insulating substrates and positioned such that they are not in direct contact with any of said plurality of electrodes;

exposing portions of said anchor tabs at selected edges of the insulating substrates; and

submersing the electronic component in a plating solution to deposit at least one layer of termination material directly on said exposed portions of said electrodes and on said exposed portions of said anchor tabs until the exposed portions of selected of said electrodes and anchor tabs are connected by the at least one layer of termination material;

wherein the step of plating is performed using an electroless process;

the electroless process comprises submersing the multi-layer electronic component in an electroless copper plating solution to form a copper termination layer; and

the method further comprises the step of covering the copper termination layer with a resistive layer.

2. The method of claim 1 , wherein the electroless process is followed by an electrochemical process.

3. The method of claim 1 , further comprising plating the resistive layer with a conductive layer.

4. A method of making a multi-layer electronic component, comprising the steps of:

providing a plurality of insulating substrates each having an upper and a lower surface, said substrates each being delimited laterally by edges;

interleaving a plurality of electrodes between selected of said plurality of insulating substrates;

exposing selected portions of said electrodes along at least one edge of said substrates;

providing anchor tabs interleaved at selected locations between the insulating substrates and positioned such that they are not in direct contact with any of said plurality of electrodes;

exposing portions of said anchor tabs at selected edges of the insulating substrates;

submersing the electronic component in a copper plating solution to deposit at least one layer of copper termination material directly on said exposed portions of said electrodes and on said exposed portions of said anchor tabs until the exposed portions of selected of said electrodes and anchor tabs are connected by the at least one layer of copper termination material; and

covering the copper termination layer with a resistive layer.

5. The method of claim 4 , further comprising plating the resistive layer with a conductive layer.

6. The method of claim 4 , wherein the step of plating is performed using an electroless process followed by an electrochemical process.

7. The method of claim 4 , wherein the step of plating is performed using an electroless process.

Assignments (1)
CHANGE OF NAME Recorded Dec 22, 2021
From: AVX CORPORATION
To: KYOCERA AVX COMPONENTS CORPORATION
Reel/Frame 058563/0762 →
Continuity (3)
Division 10409023 · Apr 8, 2003
Provisional Application 60372673 · Apr 15, 2002
Related Publication 20050046536A1 · Mar 3, 2005