IP Library Granted Patent US 9,685,607
Granted Patent B2
US 9,685,607 · App. 14/637,139 · Granted Jun 20, 2017

Non-volatile semiconductor memory device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,685,607
App. No.
14/637,139
Granted
Jun 20, 2017
Kind
B2
Abstract

A non-volatile semiconductor memory device according to an embodiment includes a plurality of first wiring lines that extend in a first direction, a plurality of second wiring lines that extend in a second direction intersecting the first direction to cross the first wiring lines, and memory cells, each of which is provided at a portion where the first wiring line crosses the second wiring line. The memory cell includes a variable resistance layer in the space between the wiring lines where the first wiring line crosses the second wiring line, a seam in the variable resistance layer extending in a direction between the first wiring layer and the second wiring layer, and a metal supply layer that comes in contact with the variable resistance layer and the seam.

Claims (39)

1. A non-volatile semiconductor memory device comprising:

a plurality of first wiring lines that extend in a first direction;

a plurality of second wiring lines that extend in a second direction intersecting the first direction to cross the first wiring lines; and

memory cells, each of which is provided where a first wiring line crosses a second wiring line,

wherein each memory cell includes a variable resistance layer where the first wiring line crosses the second wiring line, a seam where portions of a material forming at least a portion of the variable resistance layer are in contact with each other, the seam extending in a direction along which the first wiring line and the second wiring line are spaced from one another, and a metal supply layer contacting the variable resistance layer and the seam therein, and wherein the variable resistance layer further comprises a metal diffusion film and a variable resistance film, the seam extending through the metal diffusion film.

2. The device according to claim 1 ,

wherein each of the plurality of memory cells include the same number of seams in the variable resistance layer.

3. The non-volatile semiconductor memory device according to claim 1 ,

wherein the variable resistance layer is an amorphous film.

4. The non-volatile semiconductor memory device according to claim 1 ,

wherein the seam has a linear shape.

5. The non-volatile semiconductor memory device according to claim 1 , wherein the seam has a plane shape.

6. The non-volatile semiconductor memory device according to claim 1 , further comprising:

a plurality of seams in the variable resistance layer, wherein

a pitch of the seams of the memory cells extending in the direction along the first wiring line and the second wiring line is constant.

7. The non-volatile semiconductor memory device according to claim 1 , wherein a void is provided adjacent to the seam.

8. A non-volatile semiconductor memory device comprising:

a plurality of first wiring lines that extend in a first direction;

a plurality of second wiring lines that extend in a second direction intersecting the first direction to cross the first wiring lines; and

memory cells, each of which is provided where the first wiring line crosses a second wiring line,

wherein each memory cell includes a variable resistance layer, a seam where portions of a material forming at least a portion of the variable resistance layer are in contact with each other, a void portion in the variable resistance layer, and a metal supply layer contacting the variable resistance layer and the seam, and wherein the variable resistance layer further comprises:

a variable resistance film; and

a metal diffusion film within which is provided the void portion.

9. The non-volatile semiconductor memory device according to claim 8 ,

wherein each of the plurality of memory cells have the same number of void portions in the variable resistance layer.

10. The non-volatile semiconductor memory device according to claim 8 , wherein the portions of the material forming the variable resistance layer in contact with one another are located between the void portion and the metal supply layer.

11. The non-volatile semiconductor memory device according to claim 8 ,

wherein the variable resistance layer is an amorphous film.

12. The non-volatile semiconductor memory device according to claim 8 , wherein:

portions of the material forming the variable resistance layer positioned adjacent to the void portion of the variable resistance layer are in contact with each other.

13. A non-volatile semiconductor memory device comprising:

a plurality of first wiring lines that extend in a first direction;

a plurality of second wiring lines that extend in a second direction which intersects the first direction; and

memory cells, each of which is disposed in a portion extending between the intersection location of the first wiring line and the second wiring line, and has at least one corner,

wherein each memory cell has a variable resistance layer, a seam where a portion of the material configuring at least a portion of the variable resistance layer is brought into contact with a metal supply layer in contact with the variable resistance layer and the seam, and wherein the variable resistance layer comprises a metal diffusion film and a variable resistance film, the seam is provided in the metal diffusion film, and wherein the metal diffusion film is a crystalline film.

14. The non-volatile semiconductor memory device according to claim 13 ,

wherein each of the plurality of memory cells include the same number of corners.

15. The non-volatile semiconductor memory device according to claim 13 ,

wherein the seam has a linear shape.

Assignments (6)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043194/0647 →
CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING PARTY DATA AND ASSIGNMENT PREVIOUSLY RECORDED AT REEL: 035702 FRAME: 0661. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 1, 2017
From: OZAWA, YOSHIO
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 041872/0530 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 22, 2015
From: AOYAMA, NOBUYUKI; YOSHIOKA, RYOTA
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 035702/0661 →