IP Library Granted Patent US 9,705,853
Granted Patent B2
US 9,705,853 · App. 14/524,132 · Granted Jul 11, 2017

Method to detect an OTA (over the air) standard message affected by an error

Inventors: Agostino Vanore (San Marco Evangelista, IT); Vitantonio Distasio (Caserta, IT)
Assignee: STMICOELECTRONICS S.R.L.
H04L63/0435H04L9/14H04W4/001H04W4/003H04W12/04H04W12/08H04W12/10H04L63/123H04L63/1475H04L2209/20H04L2209/34H04L2209/80H04W12/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,705,853
App. No.
14/524,132
Granted
Jul 11, 2017
Kind
B2
Abstract

A method is to detect a message compatible with the OTA (Over The Air) standard and affected by a wrong ciphering. The method may include receiving the ciphered OTA message; deciphering the OTA message; and reading a counter field of padding bytes in the deciphered OTA message and reading corresponding padding bytes in the OTA message deciphered. The method may also include detecting at least one bit in at least one of the padding bytes of the OTA message deciphered, with the at least one bit being indicative of the wrong ciphering.

Claims (35)

1. A method to detect a message compatible with the Over The Air (OTA) standard and affected by an incorrect ciphering, comprising:

receiving a ciphered OTA message that has been encrypted with a cryptographic algorithm, the ciphered OTA message comprising a counter field of padding bytes and a secured data field with padding bytes, with the counter field having a value equal to a number of padding bytes in the secured data field with padding;

deciphering the received OTA message using the cryptographic algorithm, the deciphered OTA message comprising the counter field of padding bytes and the secured data field with padding bytes;

reading the counter field of padding bytes and the corresponding padding bytes in the deciphered OTA message; and

detecting incorrect ciphering if the value of the counter field is not equal to the number of padding bytes in the secured data field.

2. The method according to claim 1 , further comprising detecting at least one bit in at least one of the padding bytes of the deciphered OTA message as indicative of the incorrect ciphering.

3. The method according to claim 1 , further comprising detecting the counter field which is not part of an interval defined by the cryptographic algorithm as indicative of the incorrect ciphering.

4. The method according to claim 1 , wherein the cryptographic algorithm includes at least one of a DES and AES algorithm.

5. The method according to claim 1 , wherein the ciphered OTA message is received by a secure electronic device, comprising a ciphering key to decipher the OTA message.

6. The method according to claim 5 , wherein the secure electronic device comprises an IC Card.

7. The method according to claim 5 , wherein the secure electronic device does not send at least one of a message and error code in response to the OTA message affected by the incorrect ciphering.

8. The method according to claim 5 , wherein the secure electronic device sends at least one of a message and error code in response to the OTA message affected by the incorrect ciphering, the at least one of the message and error code being different from other error messages.

9. The method according to claim 5 , wherein the secure electronic device is programmed to implement a security procedure based upon the incorrect ciphering, the security procedure comprising an authentication step of a sender device of the OTA message.

10. A method to detect a message affected by an incorrect ciphering comprising:

receiving a ciphered message that has been encrypted with a cryptographic algorithm, with the ciphered message comprising a counter field of padding bytes and a secured data field with padding bytes, with the counter field having a value equal to a number of padding bytes in the secured data field with padding, and with the cryptographic algorithm including at least one of a DES and AES cryptographic algorithm;

deciphering the received message using the cryptographic algorithm, with the deciphered OTA message comprising the counter field of padding bytes and the secured data field with padding bytes;

reading the counter field of padding bytes and the corresponding padding bytes in the deciphered message; and

detecting incorrect ciphering if the value of the counter field is not equal to the number of padding bytes in the secured data field.

11. The method according to claim 10 , further comprising detecting at least one bit in at least one of the padding bytes of the deciphered message as indicative of the incorrect ciphering.

12. The method according to claim 10 , further comprising detecting the counter field which is not part of an interval defined by the algorithm as indicative of the incorrect ciphering.

13. The method according to claim 10 , wherein the algorithm is compatible with the Over The Air (OTA) standard.

14. The method according to claim 10 , wherein the algorithm includes at least one of a DES and AES algorithm.

15. The method according to claim 10 , wherein the ciphered message is received by a secure electronic device, comprising a ciphering key to decipher the message.

16. The method according to claim 15 , wherein the secure electronic device comprises an IC Card.

17. The method according to claim 15 , wherein the secure electronic device is programmed to implement a security procedure based upon the incorrect ciphering, the security procedure comprising an authentication step of a sender device of the message.

18. An electronic device suitable to detect a message affected by an incorrect ciphering, comprising:

a receiving circuit configured to receive a ciphered message that has been encrypted with a cryptographic algorithm, with the ciphered message comprising a counter field of padding bytes and a secured data field with padding bytes, with the counter field having a value equal to a number of padding bytes in the secured data field with padding;

a deciphering circuit configured to decipher the received message using the cryptographic algorithm, with the deciphered OTA message comprising the counter field of padding bytes and the secured data field with padding bytes;

a reading circuit configured to read the counter field of padding bytes and the corresponding padding bytes in the deciphered message; and

a detecting circuit configured to detect incorrect ciphering if the value of the counter field is not equal to the number of padding bytes in the secured data field.

19. The electronic device according to claim 18 , wherein the detecting circuit is configured to detect at least one bit in at least one of the padding bytes of the deciphered message as indicative of the incorrect ciphering.

20. The electronic device according to claim 19 , wherein the detecting circuit is configured to detect the counter field which is not part of an interval defined by the algorithm as indicative of the incorrect ciphering.

21. The electronic device according to claim 19 , wherein the algorithm is compatible with the Over The Air (OTA) standard.

22. The electronic device according to claim 19 , wherein the algorithm includes at least one of a DES and AES algorithm.

23. The electronic device according to claim 19 , wherein the receiving circuit, deciphering circuit, reading circuit, and detecting circuit are embodied as an IC Card circuit.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 1, 2022
From: STMICROELECTRONICS S.R.L.
To: STMICROELECTRONICS INTERNATIONAL N.V.
Reel/Frame 061828/0243 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR'S DATA PREVIOUSLY RECORDED ON REEL 034039 FRAME 0664. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 30, 2019
From: DI STASIO, VITANTONIO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 048183/0151 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 27, 2014
From: VANORE, AGOSTINO; DISTASIO, VITANTONIO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 034039/0664 →
Priority Claims (1)
IT MI2013A1824 · Nov 4, 2013 · national
Continuity (1)
Related Publication 20150124967A1 · May 7, 2015