Patent Application
Utility
App. No. 09/911,490
· Confirmation No. 4442
Structure and method for fabricating semiconductor structures and devices not lattice matched to the substrate
Expressly Abandoned -- During Examination
View Publication ↗
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2001-07-25 | TRNA |
Transmittal of New Application | 2 | View | |
| 2001-07-25 | ADS |
Application Data Sheet | 2 | View | |
| 2001-07-25 | SPEC |
Specification | 45 | View | |
| 2001-07-25 | CLM |
Claims | 9 | View | |
| 2001-07-25 | ABST |
Abstract | 1 | View | |
| 2001-07-25 | DRW |
Drawings-only black and white line drawings | 12 | View | |
| 2001-07-25 | OATH |
Oath or Declaration filed | 3 | View | |
| 2001-07-25 | LET. |
Miscellaneous Incoming Letter | 1 | View |
Inventors
Kurt W. Eisenbeiser
Tempe, AZ
Jamal Ramdani
Chandler, AZ
Attorneys & Agents of Record
Classification
USPC
257/43
H10P14/2905
H10D87/00
H10D84/01
H10D84/0158
H10D88/01
H10D84/038
H10D84/0193
H10D84/08
H10P14/3202
H10P14/69398
H10W44/20
H10P14/3402
H10P14/69433
H10P14/3238
H10P14/2904
H10P14/3251
H10P14/3256
C23C16/26
C30B25/02
C30B25/18
C30B29/04
Prosecution
- Examiner
- WILLE, DOUGLAS A
- Art Unit
- 2814
- Customer No.
- 22850
- Docket No.
- 211894US99
- Confirmation No.
- 4442
Publication
- Pub. No.
- US20020030246A1
- Pub. Date
- 2002-03-14
from
MOTOROLA, INC.
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2005-02-15
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2001-07-25
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 09/911,490
- Filed
- 2001-07-25
- Pub. No.
- US20020030246A1
- Examiner
- WILLE, DOUGLAS A
- Art Unit
- 2814
External Links