IP Library Granted Patent US 7,098,879
Granted Patent B2
US 7,098,879 · App. 10/354,072 · Granted Aug 29, 2006

Display device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,098,879
App. No.
10/354,072
Granted
Aug 29, 2006
Kind
B2
Abstract

A display device such as liquid crystal display device which restrains the entrance of static electricity into a scanning signal driver circuit or a video signal driver circuit includes a pair of substrates, a signal line, a capacitance line and a counter voltage line formed on one substrate of the pair of substrate, a pixel including a thin film transistor connected to the signal line, a pixel electrode connected to the thin film transistor and a counter electrode connected to the counter voltage line, a driver circuit formed on the one substrate and connected to the signal line and an interconnection layer disposed between the pixel and the driver circuit. At least one of the capacitance line and the counter voltage line is connected to the interconnection layer between the driver circuit and the pixel.

Claims (26)

1. A display device comprising:

a pair of substrates;

a signal line, a capacitance line and a counter voltage line formed on one substrate of the pair of substrate;

a pixel comprising a thin film transistor connected to the signal line, a pixel electrode connected to the thin film transistor and a counter electrode connected to the counter voltage line;

a driver circuit formed on the one substrate and connected to the signal line; and

a first interconnection layer disposed between the pixel and the driver circuit;

wherein at least one of the capacitance line and the counter voltage line is connected to the first interconnection layer between the driver circuit and the pixel;

wherein the signal line is a pate signal line;

wherein the driver circuit is a scanning signal driver circuit;

wherein the first interconnection layer is disposed between the scanning signal driver circuit and the pixel, and wherein a second interconnection layer is disposed between the scanning signal driver circuit and a nearest edge of the one substrate to the scanning signal driver circuit.

2. A display device according to claim 1 , wherein:

at least one of the capacitance line and the counter voltage line is connected to the second interconnection layer between the scanning signal driver circuit and the nearest edge of the one substrate.

3. A display device according to claim 1 , wherein:

a width of the first interconnection layer between the scanning signal driver circuit and the pixel is smaller than a width of the second interconnection layer between the scanning signal driver circuit and the nearest edge of the one substrate.

4. A display device comprising:

a pair of substrates;

a signal line, a capacitance line and a counter voltage line formed on one substrate of the pair of substrate;

a pixel comprising a thin film transistor connected to the signal line, a pixel electrode connected to the thin film transistor and a counter electrode connected to the counter voltage line;

a driver circuit formed on the one substrate and connected to the signal line; and

a first interconnection layer disposed between the pixel and a nearest edge of the one substrate to the driver circuit;

wherein at least one of the capacitance line and the counter voltage line is connected to the first interconnection layer at a position between the driver circuit and the nearest edge of the one substrate;

wherein the signal line is a gate signal line;

wherein the driver circuit is a scanning signal driver circuit;

wherein the first interconnection layer is disposed between the scanning signal driver circuit and the nearest edge of the one substrate;

wherein a second interconnection layer is disposed between the scanning signal driver circuit and the pixel; and

wherein a width of the second interconnection layer between the scanning signal driver circuit and the pixel is smaller than a width of the first interconnection layer between the scanning signal driver circuit and the nearest edge of the one substrate.

Assignments (5)
COMPANY SPLIT PLAN TRANSFERRING FIFTY (50) PERCENT SHARE OF PATENTS AND PATENT APPLICATIONS Recorded Dec 12, 2011
From: HITACHI DISPLAYS, LTD.
To: IPS ALPHA SUPPORT CO., LTD.
Reel/Frame 027362/0466 →
COMPANY SPLIT PLAN TRANSFERRING ONE HUNDRED (100) PERCENT SHARE OF PATENT AND PATENT APPLICATIONS Recorded Dec 12, 2011
From: HITACHI, LTD.
To: HITACHI DISPLAYS, LTD.
Reel/Frame 027362/0612 →
MERGER/CHANGE OF NAME Recorded Dec 12, 2011
From: IPS ALPHA SUPPORT CO., LTD.
To: PANASONIC LIQUID CRYSTAL DISPLAY CO., LTD.
Reel/Frame 027363/0315 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 10, 2003
From: SATO, TOMOHIKO; OCHIAI, TAKAHIRO; ONO, KIKUO; OKE, RYUTARO; MAMBA, NORIO
To: HITACHI, LTD.
Reel/Frame 014158/0299 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2003
From: SATO, TOMOHIKO; OCHIARI, TAKAHIRO; ONO, KIKUO; OKE, RYUTANE; MAMBA, NARIO
To: HITACHI, LTD.
Reel/Frame 013722/0984 →