IP Library Granted Patent US 8,453,233
Granted Patent B2
US 8,453,233 · App. 10/574,630 · Granted May 28, 2013

Method of and circuit for identifying and/or verifying hardware and/or software of an appliance and of a data carrier cooperating with the appliance

Inventors: Ernst Haselsteiner (Graz, AT); Gregor Sueng (Graz, AT); Ernst Steiner (Tobelbad, AT)
Assignee: NXP B.V.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,453,233
App. No.
10/574,630
Granted
May 28, 2013
Kind
B2
Abstract

In a method of and circuit for identifying and/or verifying the hardware and/or software of an appliance and of a data carrier, for example a smartcard, cooperating with the appliance, it is provided that a first unit (E 1 ) for verifying the hardware and/or software of the appliance, in particular a Trusted Platform Module (TPM), and a second unit (E 2 ) for verifying and/or identifying and authorizing the external data carrier, in particular a Secure Application Module (SAM), are coupled for direct data exchange via a communication interface ( 17 ) of the central arithmetic units ( 2, 10 ), in order to reduce or eliminate the possibility of attack or manipulation.

Claims (25)

1. A method of identifying and/or verifying hardware and/or software of an appliance and of a data carrier which is provided to cooperate with the appliance, the method comprising:

transmitting first authorization data of the hardware and/or software to a first unit,

comparing the first authorization data of the hardware and/or software that has been transmitted to the first unit with first verification data stored in the first unit,

authorizing the hardware and/or software once it has been ascertained that there is coincidence between the first authorization data provided by the hardware and/or software and the first verification data stored in the first unit,

transmitting second authorization data of a data carrier to a second unit,

comparing the second authorization data in the second unit with second verification data stored in the second unit, and

authorizing the data carrier if there is coincidence between the second authorization data and the second verification data stored in the second unit,

wherein a direct data exchange is carried out between the first unit and the second unit.

2. A method as claimed in claim 1 , wherein the direct data exchange between the first unit and the second unit comprises a transmission of encrypted data and a comparison and/or decryption of data transmitted between the first unit and the second unit.

3. A method as claimed in claim 1 , wherein the data exchange between the first unit and the second unit is carried out prior to an identification and/or verification of first authorization data of the hardware and/or software and of second authorization data of the data carrier.

4. A method as claimed in claim 1 , wherein a central arithmetic unit of the first unit and a central arithmetic unit of the second unit jointly access at least one ROM memory one RAM memory and/or one non-volatile memory.

5. A method as claimed in claim 1 , wherein encryption of the first authorization data and of the second authorization data is carried out in the first unit and in the second unit.

6. A method as claimed in claim 1 , wherein the second authorization data are obtained from a smartcard or a tag or a label that forms the data carrier.

7. A circuit for identifying and/or verifying hardware and/or software of an appliance and of a data carrier which is provided to cooperate with the appliance, the circuit comprising:

a first unit for identifying and/or verifying the hardware and/or software of the appliance, comprising a central arithmetic unit and at least one memory and an interface to the hardware and/or software that is to be identified and/or verified, and

a second unit comprising a central arithmetic unit and at least one memory and an interface to an external data carrier and also an interface to the hardware and/or software,

wherein a communication interface is provided between the central arithmetic units of the first unit and the second unit.

8. A circuit as claimed in claim 7 , wherein the memories of the first unit and of the second unit are formed by a ROM memory and a RAM memory and/or a non-volatile memory.

9. A circuit as claimed in claim 7 , wherein the ROM memories and/or the RAM memories and/or the non-volatile memories of the first unit and of the second unit are in each case combined to form a common ROM memory and/or a common RAM memory and/or a common non-volatile memory.

10. A circuit as claimed in claim 7 , wherein the first unit and the second unit in each case comprise an encryption device.

11. A circuit as claimed in claim 7 , wherein the central arithmetic unit of the first unit and the central arithmetic unit of the second unit are combined to form a common central arithmetic unit which common central arithmetic unit has the integrated communication interface, and wherein the common central arithmetic unit is connected by an interface to the hardware and/or software that is to be identified and/or verified.

12. A circuit as claimed in claim 7 , wherein the interface to the external data carrier is designed for contactless communication with the external data carrier.

13. A circuit as claimed in claim 7 , wherein the external data carrier is formed by a smartcard or a tag or a label.

14. An appliance which comprises as hardware at least one central arithmetic unit which central arithmetic unit is designed to run software and to obtain data from an external data carrier cooperating with the appliance, wherein a circuit as claimed in claim 7 is coupled to the central arithmetic unit.

15. An appliance as claimed in claim 14 , wherein the central arithmetic unit of the appliance is coupled via an interface integrated in the central arithmetic unit of the appliance to the circuit integrated in the central arithmetic unit.

Assignments (12)
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042762 FRAME 0145. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051145/0184 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051030/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0387 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12298143 PREVIOUSLY RECORDED ON REEL 042985 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Oct 22, 2019
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 051029/0001 →
RELEASE OF SECURITY INTEREST Recorded Sep 10, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: NXP B.V.
Reel/Frame 050745/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042985/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12681366 PREVIOUSLY RECORDED ON REEL 039361 FRAME 0212. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded May 9, 2017
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 042762/0145 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION 12092129 PREVIOUSLY RECORDED ON REEL 038017 FRAME 0058. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT SUPPLEMENT. Recorded Jul 14, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 039361/0212 →
SECURITY AGREEMENT SUPPLEMENT Recorded Mar 7, 2016
From: NXP B.V.
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 038017/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 12, 2008
From: HASELSTEINER, ERNST; SUENG, GREGOR; STEINER, ERNST
To: NXP B.V.
Reel/Frame 020937/0148 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 17, 2007
From: KONINKLIJKE PHILIPS ELECTRONICS N.V.
To: NXP B.V.
Reel/Frame 019719/0843 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2006
From: HASELSTEINER, ERNST; SUENG, GREGOR; STEINER, ERNST
To: KONINKLIJKE PHILIPS ELECTRONICS N.V.
Reel/Frame 017781/0458 →
Priority Claims (1)
EP 03103686 · Oct 6, 2003 · regional
Continuity (1)
Related Publication 20080209548A1 · Aug 28, 2008