IP Library Granted Patent US 7,164,315
Granted Patent B2
US 7,164,315 · App. 11/071,122 · Granted Jan 16, 2007

Power detector for mismatched load

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,164,315
App. No.
11/071,122
Granted
Jan 16, 2007
Kind
B2
Abstract

A method for measuring the forward power output of an amplifier with improved accuracy with a mismatched load based on probing the amplitude of the AC voltage and current in the final amplifier stage. Amplitudes are combined resulting in a composite reading that is affected less by load mismatch. Variations include measuring signal amplitude at two points 90 degrees apart in the transmission medium and measuring the power supply voltage and current of a saturated amplifier.

Claims (15)

1. A detector comprising:

an amplifier, connected between a power supply and ground, having an amplifier output;

a first voltage detector, receiving the amplifier output, and generating a first detected signal;

a first passive network, having an input receiving the amplifier output, having a first output;

a second passive network, having an input receiving the first output, having a second output;

a load interposing the second output and ground;

a second voltage detector, receiving the first output, generating a second detected signal; and

an analyzer, receiving the first and second detected signals, generating an analyzer output that reflects a power parameter.

2. A detector, as defined in claim 1 , further comprising a gain controller receiving the analyzer output, electrically connected to an input of the amplifier.

3. A detector, as defined in claim 2 , the analyzer comprising:

a multiplication node, receiving one of the first and second detected signals, generating a scaled signal;

an arithmetic node, receiving the scaled signal and the other of the first and second detected signals, generating the output that reflects the power parameter.

4. A detector, as defined in claim 3 , wherein the power parameter is total power.

5. A detector, as defined in claim 3 , wherein the power parameter is the amplitude of total power.

6. A detector, as defined in claim 3 , the analyzer comprising a multiplication node, receiving the first and second detected signals, generating the output that reflects the power parameter.

Assignments (3)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME PREVIOUSLY RECORDED AT REEL: 017206 FRAME: 0666. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2016
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 038632/0662 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES WIRELESS IP (SINGAPORE) PTE. LTD.
Reel/Frame 017675/0477 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2006
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD.
Reel/Frame 017206/0666 →