IP Library Granted Patent US 7,673,130
Granted Patent B2
US 7,673,130 · App. 11/239,922 · Granted Mar 2, 2010

Use of off-motherboard resources in a computer system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,673,130
App. No.
11/239,922
Granted
Mar 2, 2010
Kind
B2
Abstract

A system uses a protocol stack on a card external to a motherboard in a target computer system. A processor on the motherboard is able to make use of the external protocol stack during boot-up of the computer, or at any other time, so that it is not necessary to load the protocol stack into the motherboard's memory. This saves time, memory, and disk space and permits an external, managing, computer system to communicate with a computer just after power-up without loading and configuring a protocol stack so that the managing computer system can control the boot-up of the target computer system. The extra memory saved, especially, is important in running many MS-DOS applications, such as firmware flash utilities. A preferred embodiment of the invention uses a UDP/Internet Protocol (UDP/IP) stack resident in a Preboot Execution Environment (PXE) on, e.g, a network card. The approach described herein can be applied to other utilities, protocol stacks or resources (hardware and software) on other cards.

Claims (68)

1. A method comprising:

receiving a request, wherein

the request is to be sent to a pre-boot execution environment (PXE) device, and

the request is received by a processor on a motherboard;

encapsulating the request in an internal communication message with arguments for the PXE device, wherein

the PXE device stores a protocol stack on a memory,

the protocol stack is accessed by the processor via the internal communication message; and

transmitting the internal communication message to the PXE device, wherein

the PXE device is external to the motherboard.

2. The method of claim 1 wherein the PXE device comprises a network interface card.

3. The method of claim 2 further comprising:

providing the request to the network interface card if the request is for network communication; and

responding to the request from network data in the memory if the request is for network information, wherein

the network data was previously provided by the network interface card.

4. The method of claim 2 , wherein

the network interface card comprises the protocol stack.

5. The method of claim 4 wherein the protocol stack comprises a UDP/IP stack.

6. The method of claim 1 wherein the request to be sent to the PXE device is provided by a user program.

7. The method of claim 1 further comprising:

executing a first set of system configuration instructions, wherein

the first set of system configuration instructions provide the request to be sent to the PXE device, and

the request to be sent to the PXE device comprises a request for data from a network node.

8. The method of claim 7 wherein the data from the network node comprises:

a second set of system configuration instructions.

9. A system comprising:

a first circuit board comprising

a pre-boot execution environment (PXE) device, and

a first memory comprising a protocol stack for the PXE device; and

a second circuit board comprising

a processor configured to execute

a first set of instructions configured to receive a request, wherein the request is to be sent to the PXE device,

a second set of instructions configured to

encapsulate the request in an internal communication message with arguments for the PXE device, wherein

the protocol stack is accessed via the internal communication message, and

transmit the internal communication message to the PXE device, wherein

the PXE device is external to the second circuit board.

10. The system of claim 9 wherein the first circuit board further comprises:

a network interface.

11. The system of claim 10 wherein the protocol stack comprises:

a UDP/IP stack.

12. The system of claim 10 , wherein the second circuit board further comprises:

a second memory configured to store network information data, wherein the network information data is provided by the first circuit board; and

the processor further configured to execute a third set of instructions configured to respond to the request using the network information data if the request is for the network information data.

13. The system of claim 10 , wherein

the internal communication message comprises an instruction for the first circuit board and the request; and

in response to receiving the internal communication message, the first circuit board is configured to execute the instruction for the first circuit board.

14. The system of claim 13 , wherein

in response to the instruction for the first circuit board, the first circuit board is configured to transmit the request to a network node using a protocol defined by the protocol stack, wherein the protocol is a network communication protocol.

15. The system of claim 14 , wherein

the network communication protocol is a UDP/IP stack.

16. A computer readable medium for allowing a processor on a motherboard to communicate with a pre-boot execution environment (PXE) device, the computer readable medium comprising:

a first set of instructions, executable on a processor, configured to receive a request, wherein

the request is to be sent to the PXE device;

a second set of instructions, executable on the processor, configured to encapsulate the request from a network node in a first internal communication message for the PXE device, wherein

the first internal communication message comprises arguments for the PXE device to transmit the encapsulated request, wherein

the PXE device stores a protocol stack in memory, and

the protocol stack is accessed by the processor via the internal communication message; and

a third set of instructions, executable on the processor, congfigured to transmit the first internal communication message to the PXE device, wherein

the PXE device is external to the motherboard.

17. The computer readable medium of claim 16 further comprising:

a fourth set of instructions, executable on the processor, configured to submit the request from the network node.

18. The computer readable medium of claim 17 further comprising:

a fifth set of instructions, executable on the processor, configured to receive a second internal communication message from the PXE device, wherein

the second internal communication message comprises data from the network node responsive to the request for data; and

a sixth set of instructions, executable on the processor, configured to read the data from the network node.

19. The computer readable medium of claim 18 further comprising:

a seventh set of instructions, executable on the processor, configured to pass the data from the network node to a requestor of the data from the network node.

20. The computer readable medium of claim 19 wherein the data from the network node comprises operating data for the requestor of the data.

Assignments (10)
RELEASE OF SECURITY INTEREST Recorded Dec 16, 2024
From: ACQUIOM AGENCY SERVICES LLC, AS COLLATERAL AGENT
To: VERITAS TECHNOLOGIES LLC (F/K/A VERITAS US IP HOLDINGS LLC)
Reel/Frame 069712/0090 →
RELEASE OF SECURITY INTEREST Recorded Dec 13, 2024
From: WILMINGTON TRUST, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
To: VERITAS TECHNOLOGIES LLC
Reel/Frame 069634/0584 →
ASSIGNMENT OF SECURITY INTEREST IN PATENT COLLATERAL Recorded Nov 25, 2024
From: BANK OF AMERICA, N.A., AS ASSIGNOR
To: ACQUIOM AGENCY SERVICES LLC, AS ASSIGNEE
Reel/Frame 069440/0084 →
TERMINATION AND RELEASE OF SECURITY IN PATENTS AT R/F 037891/0726 Recorded Nov 30, 2020
From: WILMINGTON TRUST, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: VERITAS US IP HOLDINGS, LLC
Reel/Frame 054535/0814 →
SECURITY INTEREST Recorded Aug 20, 2020
From: VERITAS TECHNOLOGIES LLC
To: WILMINGTON TRUST, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Reel/Frame 054370/0134 →
MERGER AND CHANGE OF NAME Recorded Apr 18, 2016
From: VERITAS US IP HOLDINGS LLC; VERITAS TECHNOLOGIES LLC
To: VERITAS TECHNOLOGIES LLC
Reel/Frame 038455/0752 →
SECURITY INTEREST Recorded Feb 23, 2016
From: VERITAS US IP HOLDINGS LLC
To: WILMINGTON TRUST, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 037891/0726 →
SECURITY INTEREST Recorded Feb 23, 2016
From: VERITAS US IP HOLDINGS LLC
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037891/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2016
From: SYMANTEC CORPORATION
To: VERITAS US IP HOLDINGS LLC
Reel/Frame 037697/0412 →
CHANGE OF NAME Recorded Oct 1, 2007
From: VERITAS OPERATING CORPORATION
To: SYMANTEC OPERATING CORPORATION
Reel/Frame 019899/0213 →