IP Library Granted Patent US 7,956,540
Granted Patent B2
US 7,956,540 · App. 11/572,900 · Granted Jun 7, 2011

Plasma display panel

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,956,540
App. No.
11/572,900
Granted
Jun 7, 2011
Kind
B2
Abstract

A PDP ( 101 ) with a reduced discharge inception voltage and discharge sustaining voltage for improving luminous efficiency has at least a pair of substrates ( 110 and 111 ) that are disposed in opposition to sandwich a discharge space therebetween. At least a portion of at least one of the substrates has two or more display electrode pairs ( 104 ) that include narrow bus electrodes ( 159 and 169 ), a dielectric layer ( 107 ) formed so as to cover the display electrode pairs ( 104 ), and a protective layer ( 108 ) formed so as to cover the dielectric layer ( 107 ). The dielectric layer ( 107 ) has a dense film structure with a dielectric breakdown voltage of 1.0×10 6 [V/cm] to 1.0×10 7 [V/cm].

Claims (19)

1. A plasma display panel including a pair of substrates that are disposed in opposition to sandwich a discharge space therebetween, each of the substrates respectively having a plurality of band-shaped electrodes extending on a main surface thereof facing the discharge space, and each of the substrates respectively having a dielectric layer laminated on the main surface thereof so as to cover the plurality of electrodes, wherein

the dielectric layer laminated on at least one of each of the substrates has a dielectric breakdown voltage of 1.0×10 6 [V/cm] to 1.0×10 7 [V/cm] inclusive, and

a ratio (∈/d) between a relative dielectric constant ∈ and a film thickness d of the at least one dielectric layer is in a range of 0.1 [1/μm] to 0.3 [1/μm] inclusive.

2. The plasma display panel of claim 1 , wherein

the at least one dielectric layer includes Si atoms and O atoms, and has been formed by a chemical vapor deposition method.

3. The plasma display panel of claim 2 , wherein

the chemical vapor deposition method is an inductively-coupled plasma chemical vapor deposition method.

4. The plasma display panel of claim 1 , wherein

the at least one dielectric layer has a relative dielectric constant ∈ in a range of 2 to 5 inclusive.

5. The plasma display panel of claim 1 , wherein

the at least one dielectric layer has a film thickness d in a range of 1 [μm] to 10 [μm] inclusive.

6. The plasma display panel of claim 1 , wherein

on one of the substrates, the plurality of electrodes extending thereon form a plurality of pairs,

a plurality of discharge cells are arranged in a direction in which the pairs of electrodes extend,

the pairs of electrodes are each composed of a first electrode and a second electrode, and

in each of the pairs of electrodes, each of the first and second electrodes includes a band-shaped base and a plurality of protrusions protruding from the base toward the base of the other one of the electrodes in the pair, at least two of the protrusions of the first electrode and of the second electrode existing in each cell.

7. The plasma display panel of claim 6 , wherein

in each of the discharge cells, the protrusions of the first electrode and the second electrode are arranged so as to oppose each other, and

any two opposing protrusions protrude an equal distance, and adjacent protrusions protrude an equal distance.

Assignments (2)
CHANGE OF NAME Recorded Nov 21, 2008
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 021897/0606 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 11, 2008
From: YAMAKITA, HIROYUKI; KITAGAWA, MASATOSHI; NISHITANI, MIKIHIKO
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 021081/0622 →