Microcomputer and microprocessor having flash memory operable from single external power supply
View Patent ↗A data processing apparatus supplied a first voltage from outside, includes a CPU, a first voltage generating circuit, a second voltage generating circuit, a clock generating circuit, and, a nonvolatile memory which can be accessed by the CPU. The first voltage generating circuit generates a second voltage, a voltage level of which is lower than that of the first voltage. The clock generating circuit is supplied the second voltage from the first voltage generating circuit and generates a clock signal, and the second voltage generating circuit is supplied the second voltage from the first voltage generating circuit and the clock signal from the clock generating circuit, and generates a second voltage, a voltage level of which is higher than that of the first voltage, for supplying to the nonvolatile memory.
1. A data processing apparatus being supplied a first voltage from outside, comprising:
a central processing unit;
a first voltage generating circuit;
a second voltage generating circuit;
a clock generating circuit; and
a nonvolatile memory,
wherein the central processing unit is capable of accessing the nonvolatile memory,
wherein the first voltage generating circuit is adapted to generate a second voltage, a voltage level of which is lower than that of the first voltage,
wherein the clock generating circuit is supplied with the second voltage from the first voltage generating circuit and is adapted to generate a clock signal, and
wherein the second voltage generating circuit is supplied with the second voltage from the first voltage generating circuit and the clock signal from the clock generating circuit, and is adapted to generate a third voltage, a voltage level of which is higher than that of the first voltage, to be supplied to the nonvolatile memory.
2. A data processing apparatus according to claim 1 ,
wherein the nonvolatile memory is adapted to store programs being executed by the central processing unit.
3. A data processing apparatus according to claim 2 , further comprising a random access memory,
wherein the random access memory is adapted to be used for a work area for the central processing unit.
4. A data processing apparatus according to claim 3 , further comprising a bus,
wherein the bus is coupled to the central processing unit, the random access memory and the nonvolatile memory.
5. A data processing apparatus according to claim 4 ,
wherein the central processing unit is capable of fetching the program from the nonvolatile memory via the bus.
6. A data processor being supplied a first voltage from outside thereof, comprising:
a central processing unit;
a random access memory;
a first voltage circuit;
a second voltage circuit;
a clock circuit; and
a nonvolatile memory,
wherein the first voltage circuit is supplied the first voltage and is adapted to generate a second voltage, a voltage level of which is lower than that of the first voltage,
wherein the clock circuit is supplied the second voltage and is adapted to generate a clock signal,
wherein the second voltage circuit is supplied the second voltage and the clock signal, and adapted to generate a third voltage, a voltage level of which is higher than that of the first voltage,
wherein the central processing unit is capable of fetching a program stored in the nonvolatile memory and executing the program by using the random access memory as a work area, and
wherein the nonvolatile memory is capable of performing a data writing operation using the third voltage in response to receiving a data writing instruction from the central processing unit.
7. A data processor according to claim 6 , further comprising a first terminal and a second terminal,
wherein the first terminal is adapted to be used for receiving the first voltage, and
wherein the second terminal is adapted to be used for outputting the third voltage.
8. A data processor according to claim 6 ,
wherein the clock circuit is adapted to start outputting the clock signal to the second voltage circuit in response to receiving the data writing instruction from the central processing unit.