IP Library Granted Patent US 7,610,456
Granted Patent B2
US 7,610,456 · App. 11/945,128 · Granted Oct 27, 2009

Automatically detecting types of external data flash devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,610,456
App. No.
11/945,128
Granted
Oct 27, 2009
Kind
B2
Abstract

Methods for identifying devices may include receiving by one or more memory devices, one or more of a plurality of read memory device ID commands. The one or more memory devices may respond to the received one or more of the plurality of read memory device ID commands. The response may include identification information corresponding to the one or more memory devices. The one or more of a plurality of read memory device ID commands may correspond to one or more of a plurality of supported memory devices. At least one access protocol may be utilizing for performing reading, erasing, and/or writing to the one or more memory devices, if the response identifies the one or more memory devices as one of the one or more of the plurality of supported memory devices.

Claims (39)

1. A method for identifying devices, the method comprising:

receiving by one or more memory devices, one or more of a plurality of read memory device ID commands; and

responding to said received one or more of said plurality of read memory device ID commands by said one or more memory devices, wherein said response comprises identification information corresponding to said one or more memory devices and identifying one or more access protocols that are utilized to access said one or more memory devices.

2. The method according to claim 1 , wherein said one or more of said plurality of read memory device ID commands corresponds to one or more of a plurality of supported memory devices.

3. The method according to claim 2 , comprising determining whether said response identifies said one or more memory devices as one of said one or more of said plurality of supported memory devices.

4. The method according to claim 3 , comprising utilizing at least one access protocol for performing one or more of reading from said one or more memory devices, erasing said one or more memory devices, and writing to said one or more memory devices, if said response identifies said one or more memory devices as one of said one or more of said plurality of supported memory devices.

5. The method according to claim 3 , comprising indicating an error condition, if said response does not identify said one or more memory devices as one of aid one or more of said plurality of supported memory devices.

6. The method according to claim 2 , comprising repeating said receiving and responding, if said one or more memory devices is not identified as one of said one or more of said plurality of supported memory devices.

7. The method according to claim 2 , wherein each of said received one or more of said plurality of read memory device ID commands is specific to a group of said one or more of said plurality of supported memory devices.

8. The method according to claim 2 , wherein said one or more of said plurality of supported memory devices are FLASH memory devices.

9. The method according to claim 2 , wherein said one or more of said plurality of supported memory devices are serial FLASH memory devices.

10. The method according to claim 1 , wherein said response identifies one or both of size and type of said one or more memory devices.

11. The method according to claim 1 , wherein said received one or more of said plurality of read memory device ID commands is manufacturer specific.

12. A machine-readable storage having stored thereon, a computer program having at least one code section for identifying devices, the at least one code section being executable by a machine for causing the machine to perform steps comprising:

receiving by one or more memory devices, one or more of a plurality of read memory device ID commands; and

responding to said received one or more of said plurality of read memory device ID commands by said one or more memory devices, wherein said response comprises identification information corresponding to said one or more memory devices and identifying one or more access protocols that are utilized to access said one or more memory devices.

13. The machine-readable storage according to claim 12 , wherein said one or more of said plurality of read memory device ID commands corresponds to one or more of a plurality of supported memory devices.

14. The machine-readable storage according to claim 13 , wherein said at least one code section comprises code for determining whether said response identifies said one or more memory devices as one of said one or more of said plurality of supported memory devices.

15. The machine-readable storage according to claim 14 , wherein said at least one code section comprises code for utilizing at least one access protocol for performing one or more of reading from said one or more memory devices, erasing said one or more memory devices, and writing to said one or more memory devices, if said response identifies said one or more memory devices as one of said one or more of said plurality of supported memory devices.

16. The machine-readable storage according to claim 14 , wherein said at least one code section comprises code for indicating an error condition, if said response does not identify said one or more memory devices as one of said one or more of said plurality of supported memory devices.

17. The machine-readable storage according to claim 13 , wherein said at least one code section comprises code for repeating said receiving and responding, if said one or more memory devices is not identified as one of said one or more of said plurality of supported memory devices.

18. The machine-readable storage according to claim 13 , wherein each of said received one or more of said plurality of read memory device ID commands is specific to a group of said one or more of said plurality of supported memory devices.

19. The machine-readable storage according to claim 13 , wherein said one or more of said plurality of supported memory devices are FLASH memory devices.

20. The machine-readable storage according to claim 13 , wherein said one or more of said plurality of supported memory devices are serial FLASH memory devices.

21. The machine-readable storage according to claim 12 , wherein said response identifies one or both of size and type of said one or more memory devices.

22. The machine-readable storage according to claim 12 , wherein said received one or more of said plurality of read memory device ID commands is manufacturer specific.

23. A system for identifying devices, the system comprising:

one or more memory devices that receive one or more of a plurality of read memory device ID commands from at least one processor; and

said one or more memory devices respond to said received one or more of said plurality of read memory device ID commands, wherein said response comprises identification information corresponding to said one or more memory devices and identifying one or more access protocols that are utilized to access said one or more memory devices.

24. The system according to claim 23 , wherein said one or more of said plurality of read memory device ID commands corresponds to one or more of a plurality of supported memory devices.

25. The system according to claim 24 , wherein said at least one processor determines whether said response identifies said one or more memory devices as one of said one or more of said plurality of supported memory devices.

26. The system according to claim 25 , wherein said at least one processor utilizes at least one access protocol for performing one or more of reading from said one or more memory devices, erasing said one or more memory devices, and writing to said one or more memory devices, if said response identifies said one or more memory devices as one of said one or more of said plurality of supported memory devices.

27. The system according to claim 25 , wherein said at least one processor indicates an error condition, if said response does not identify said one or more memory devices as one of said one or more of said plurality of supported memory devices.

28. The system according to claim 24 , wherein said one or more memory devices repeat said receiving and responding, if said one or more memory devices is not identified as one of said one or more of said plurality of supported memory devices.

29. The system according to claim 24 , wherein each of said received one or more of said plurality of read memory device ID commands is specific to a group of said one or more of said plurality of supported memory devices.

30. The system according to claim 24 , wherein said one or more of said plurality of supported memory devices are FLASH memory devices.

31. The system according to claim 24 , wherein said one or more of said plurality of supported memory devices are serial FLASH memory devices.

32. The system according to claim 23 , wherein said response identifies one or both of size and type of said one or more memory devices.

33. The system according to claim 23 , wherein said received one or more of said plurality of read memory device ID commands is manufacturer specific.

Assignments (5)
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF MERGER PREVIOUSLY RECORDED AT REEL: 047195 FRAME: 0827. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Nov 5, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047924/0571 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047195/0827 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →