IP Library Granted Patent US 7,952,234
Granted Patent B2
US 7,952,234 · App. 12/027,687 · Granted May 31, 2011

Power supply circuit, power supply control circuit and power supply control method

Assignee: Fujitsu Semiconductor Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,952,234
App. No.
12/027,687
Granted
May 31, 2011
Kind
B2
Abstract

A plurality of DC-DC converters are cascade-connected via a plurality of control signal lines which are used in common for start sequence control and stop sequence control. Each of the plurality of DC-DC converters is constituted including a sequence control circuit which commences a start operation along with activation of a control signal line on a previous stage side and activates a control signal line on a subsequent stage side along with completion of the start operation, and commences a stop operation along with deactivation of the control signal line on the subsequent stage side and deactivates the control signal line on the previous stage side along with completion of the stop operation.

Claims (25)

1. A power supply circuit comprising a plurality of DC-DC converters, wherein:

the plurality of DC-DC converters are cascade-connected via a plurality of control signal lines which are used in common for start sequence control and stop sequence control; and

each of the plurality of DC-DC converters comprises a sequence control circuit which commences a start operation along with activation of a control signal line on a previous stage side and activates a control signal line on a subsequent stage side along with completion of the start operation, and commences a stop operation along with deactivation of the control signal line on the subsequent stage side and deactivates the control signal line on the previous stage side along with completion of the stop operation.

2. The power supply circuit according to claim 1 , further comprising

a deactivation circuit which deactivates a control signal line on a subsequent stage side in a DC-DC converter at a final stage along with deactivation of a control signal line on a previous stage side in a DC-DC converter at a first stage, wherein

the control signal line on the previous stage side in the DC-DC converter at the first stage is activated when a power-on is requested to the power supply circuit and is deactivated when a power-off is requested to the power supply circuit.

3. The power supply circuit according to claim 1 , wherein

the sequence control circuit commences a start operation after a predetermined time has passed from activation of the control signal line on the previous stage side, and commences a stop operation after a predetermined time has passed from deactivation of the control signal line on the subsequent stage side.

4. The power supply circuit according to claim 1 , wherein

the power supply circuit is constituted using a semiconductor device.

5. A power supply control circuit applied to a power supply circuit which comprises a plurality of DC-DC converters, which are cascade-connected via a plurality of control signal lines which are used in common for start sequence control and stop sequence control, the power supply control circuit comprising

a sequence control circuit which commences, for each of the plurality of DC-DC converters, a start operation along with activation of a control signal line on a previous stage side and activates a control signal line on a subsequent stage side along with completion of the start operation, and commences a stop operation along with deactivation of the control signal line on the subsequent stage side and deactivates the control signal line on the previous stage side along with completion of the stop operation.

6. The power supply control circuit according to claim 5 , further comprising:

a deactivation circuit which deactivates a control signal line on a subsequent stage side in a DC-DC converter at a final stage along with deactivation of a control signal line on a previous stage side in a DC-DC converter at a first stage, wherein

the control signal line on the previous stage side in the DC-DC converter at the first stage is activated when a power-on is requested to the power supply circuit and is deactivated when a power-off is requested to the power supply circuit.

7. The power supply control circuit according to claim 5 , wherein

the sequence control circuit commences a start operation after a predetermined time has passed from activation of the control signal line on the previous stage side, and commences a stop operation after a predetermined time has passed from deactivation of the control signal line on the subsequent stage side.

8. A power supply control method applied to a power supply circuit which comprises a plurality of DC-DC converters, comprising:

cascade-connecting the plurality of DC-DC converters via a plurality of control signal lines which are used in common for start sequence control and stop sequence control; and

for each of the plurality of DC-DC converters, commencing a start operation along with activation of a control signal line on a previous stage side and activating a control signal line on a subsequent stage side along with completion of the start operation, and commencing a stop operation along with deactivation of the control signal line on the subsequent stage side and deactivating the control signal line on the previous stage side along with completion of the stop operation.

9. The power supply control method according to claim 8 , wherein:

the control signal line on a previous stage side in a DC-DC converter at a first stage is activated when a power-on is requested to the power supply circuit and is deactivated when a power-off is requested to the power supply circuit; and

a control signal line on a subsequent stage side in a DC-DC converter at a final stage is deactivated along with deactivation of the control signal line on the previous stage side in the DC-DC converter at the first stage.

10. The power supply control method according to claim 8 , wherein

for each of the plurality of DC-DC converters, a start operation is commenced after a predetermined time has passed from activation of the control signal line on the previous stage side, and a stop operation is commenced after a predetermined time has passed from deactivation of the control signal line on the subsequent stage side.

Assignments (10)
MERGER Recorded Nov 14, 2025
From: CYPRESS SEMICONDUCTOR CORPORATION
To: INFINEON TECHNOLOGIES AMERICAS CORP.
Reel/Frame 073571/0456 →
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: SPANSION LLC; CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036050/0337 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2013
From: FUJITSU SEMICONDUCTOR LIMITED
To: SPANSION LLC
Reel/Frame 031205/0461 →
CHANGE OF NAME Recorded Jul 22, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024748/0328 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 11, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021977/0219 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2008
From: UDO, SHINYA
To: FUJITSU LIMITED
Reel/Frame 020479/0570 →
Priority Claims (1)
JP 2007-036281 · Feb 16, 2007 · national
Continuity (1)
Related Publication 20090315397A1 · Dec 24, 2009