IP Library Granted Patent US 7,835,162
Granted Patent B2
US 7,835,162 · App. 12/039,877 · Granted Nov 16, 2010

Power converter for compensating a maximum output power

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,835,162
App. No.
12/039,877
Granted
Nov 16, 2010
Kind
B2
Abstract

A power converter and a PWM controller for compensating a maximum output power includes a power switch, an oscillator, a control circuit and a delay modulator. The oscillator generates a pulse signal. The control circuit is coupled to the oscillator for generating a PWM signal and an over current signal in response to the pulse signal and a current sense signal of the power converter. The delay modulator is coupled to the control circuit for generating a delay control signal in response to the PWM signal and the over current signal, wherein the delay control signal is used to prolong a propagation delay time of the control circuit in response to the on-time of the PWM signal, and the propagation delay time can be compensated by the on-time of the PWM signal to limit the maximum output power under a high-line input voltage and a heavy-load condition.

Claims (33)

1. A power converter for compensating a maximum output power, comprising:

a power switch, coupled to a primary winding of the power converter for switching a power transformer, and the power transformer being supplied with an input voltage of the power converter;

an oscillator, generating a pulse signal;

a control circuit, coupled to the oscillator for generating a pulse-width modulation (PWM) signal and an over current signal in response to the pulse signal and a current sense signal of the power converter, wherein the PWM signal controls the power switch, and the over current signal is activated for cycle-by-cycle limiting an on-time of the PWM signal once the current sense signal is higher than a limit signal; and

a delay modulator, coupled to the control circuit for generating a delay control signal in response to the PWM signal and the over current signal, wherein the delay control signal is used to prolong a propagation delay time of the control circuit in response to the on-time of the PWM signal, and the propagation delay time can be compensated by the on-time of the PWM signal to limit the maximum output power under a high-line input voltage and a heavy-load condition, and the propagation delay time can be adjusted to achieve an identical maximum output power between a low-line input voltage and the high-line input voltage.

2. The power converter of claim 1 , wherein the on-time of the PWM signal is correlated to an amplitude of an input voltage.

3. The power converter of claim 2 , wherein the on-time of the PWM signal is decreased in response to the increase of the input voltage, and the on-time of the PWM signal is increased in response to the decrease of the input voltage.

4. The power converter of claim 1 , wherein the propagation delay time of the high-line input voltage is shorter than the propagation delay time of the low-line input voltage.

5. The power converter of claim 1 , wherein the delay modulator comprises:

a state-detect unit, coupled to the control circuit for generating a state signal in response to the PWM signal and the over current signal; and

a delay-adjusted unit, coupled to the state-detect unit for generating the delay control signal in response to the state signal.

6. The power converter of claim 5 , wherein the delay-adjusted unit comprises:

a saw-tooth circuit, coupled to the state-detect unit for generating a saw-tooth signal in accordance with the state signal; and

a correction circuit, coupled to the saw-tooth circuit for generating the delay control signal once the saw-tooth signal is higher than a ground level.

7. The power converter of claim 6 , wherein the saw-tooth circuit comprises:

a charge circuit, coupled to the state-detect unit for generating the saw-tooth signal in response to a high-level of the state signal, wherein the high-level of the state signal is generated in accordance with a logic-high of the PWM signal and the over current signal; and

a discharge circuit, coupled to the state-detect unit and the charge circuit for discharging the saw-tooth signal in response to a low-level of the state signal, wherein the low-level of the state signal is generated in accordance with a logic-low of the PWM signal or the over current signal.

8. A pulse-width modulation (PWM) controller for compensating a maximum output power of a power converter, comprising:

an oscillator, for generating a pulse signal;

a control circuit, coupled to the oscillator for generating a PWM signal and an over current signal in response to the pulse signal and a current sense signal of the power converter, wherein the PWM signal controls a power switch, and the over current signal is activated for cycle-by-cycle limiting an on-time of the PWM signal once the current sense signal is higher than a limit signal; and

a delay modulator, coupled to the control circuit for generating a delay control signal in response to the PWM signal and the over current signal, wherein the delay control signal is used to prolong a propagation delay time of the control circuit in response to the on-time of the PWM signal, and the propagation delay time can be compensated by the on-time of the PWM signal to limit the maximum output power under a high-line input voltage and a heavy-load condition, and the propagation delay time can be adjusted to achieve an identical maximum output power between a low-line input voltage and the high-line input voltage.

9. The PWM controller of claim 8 , wherein the on-time of the PWM signal is correlated to an amplitude of an input voltage.

10. The PWM controller of claim 9 , wherein the on-time of the PWM signal is decreased in response to the increase of the input voltage, and the on-time of the PWM signal is increased in response to the decrease of the input voltage.

11. The PWM controller of claim 8 , wherein the propagation delay time of the high-line input voltage is shorter than the propagation delay time of the low-line input voltage.

12. The PWM controller of claim 8 , wherein the delay modulator comprises:

a state-detect unit, coupled to the control circuit for generating a state signal in response to the PWM signal and the over current signal; and

a delay-adjusted unit, coupled to the state-detect unit for generating the delay control signal in response to the state signal.

13. The PWM controller of claim 12 , wherein the delay-adjusted unit comprises:

a saw-tooth circuit, coupled to the state-detect unit for generating a saw-tooth signal in accordance with the state signal; and

a correction circuit, coupled to the saw-tooth circuit for generating the delay control signal once the saw-tooth signal is higher than a ground level.

14. The PWM controller of claim 13 , wherein the saw-tooth circuit comprises:

a charge circuit, coupled to the state-detect unit for generating the saw-tooth signal in response to a high-level of the state signal, wherein the high-level of the state signal is generated in accordance with a logic-high of the PWM signal and the over current signal; and

a discharge circuit, coupled to the state-detect unit and the charge circuit for discharging the saw-tooth signal in response to a low-level of the state signal, wherein the low-level of the state signal is generated in accordance with a logic-low of the PWM signal or the over current signal.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064072/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 22, 2018
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 046410/0933 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 25, 2017
From: FAIRCHILD (TAIWAN) CORPORATION (FORMERLY SYSTEM GENERAL CORPORATION)
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 042328/0318 →
CHANGE OF NAME Recorded May 2, 2016
From: SYSTEM GENERAL CORP.
To: FAIRCHILD (TAIWAN) CORPORATION
Reel/Frame 038594/0168 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 29, 2008
From: LIN, CHIEN-YUAN; HSU, WEI-LI
To: SYSTEM GENERAL CORP.
Reel/Frame 020580/0310 →