IP Library Granted Patent US 8,078,900
Granted Patent B2
US 8,078,900 · App. 12/166,668 · Granted Dec 13, 2011

Asynchronous absorption circuit with transfer performance optimizing function

Assignee: Panasonic Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,078,900
App. No.
12/166,668
Granted
Dec 13, 2011
Kind
B2
Abstract

A selector is provided so that any one of a plurality of asynchronous absorption paths can be selected when it is assumed that operating frequencies of preceding and succeeding clock domains vary depending on the application. By an operation of a selector control circuit based on, for example, information about a ratio of preceding and succeeding clock frequencies that is set in a frequency-ratio register, an asynchronous absorption path that is optimal to a frequency-dependent process required for asynchronous absorption, such as pulse expansion or the like, is selected.

Claims (19)

1. An asynchronous absorption circuit provided at an interface between two clock domains having operating frequencies, at least one of the operating frequencies of the clock domains varying depending on an application, the circuit comprising:

a pulse generating circuit including a plurality of asynchronous absorption paths in which a pulse signal is expanded to different degrees, and a selector for selecting any of the plurality of asynchronous absorption paths; and

a selector control circuit for controlling the selector so that the selector selects an optimal asynchronous absorption path, depending on the application;

wherein the selector control circuit includes a frequency-ratio register for holding frequency-ratio information about the two clock domains so that an optimal asynchronous absorption path is selected based on the frequency-ratio information, and

the selector control circuit further includes a margin setting register for holding margin information containing a setup time and a hold time to be considered during the selection of an optimal asynchronous absorption path.

2. An asynchronous absorption circuit provided at an interface between two clock domains having operating frequencies, at least one of the operating frequencies of the clock domains varying depending on an application, the circuit comprising:

a pulse generating circuit including a plurality of asynchronous absorption paths in which a pulse signal is expanded to different degrees, and a selector for selecting any of the plurality of asynchronous absorption paths; and

a selector control circuit for controlling the selector so that the selector selects an optimal asynchronous absorption path, depending on the application;

wherein the selector control circuit has a frequency determining section for measuring the two clock domain frequencies so that an optimal asynchronous absorption path is dynamically selected based on a result of the frequency measurement, and

the selector control circuit further includes a margin determining section for selecting an optimal asynchronous absorption path in view of margin information containing a setup time and a hold time as well as the frequency measurement result.

3. An asynchronous absorption circuit provided at an interface between two clock domains having operating frequencies, at least one of the operating frequencies of the clock domains varying depending on an application, the circuit comprising:

a pulse generating circuit including a plurality of asynchronous absorption paths in which a pulse signal is expanded to different degrees, and a selector for selecting any of the plurality of asynchronous absorption paths; and

a selector control circuit for controlling the selector so that the selector selects an optimal asynchronous absorption path, depending on the application,

wherein the selector control circuit includes a voltage information register for holding voltage information about the two clock domains when the two clock domain frequencies change in association with respective voltages of the clock domains so that an optimal asynchronous absorption path is selected based on the voltage information.

4. An asynchronous absorption circuit provided at an interface between two clock domains having operating frequencies, at least one of the operating frequencies of the clock domains varying depending on an application, the circuit comprising:

a pulse generating circuit including a plurality of asynchronous absorption paths in which a pulse signal is expanded to different degrees, and a selector for selecting any of the plurality of asynchronous absorption paths; and

a selector control circuit for controlling the selector so that the selector selects an optimal asynchronous absorption path, depending on the application,

wherein the selector control circuit includes a voltage determining section for measuring voltages of the two clock domains when the two clock domain frequencies change in association with respective voltages of the clock domains so that an optimal asynchronous absorption path is dynamically selected based on a result of the voltage measurement.

5. The asynchronous absorption circuit of claim 4 , wherein the selector control circuit further includes a margin determining section for selecting an optimal asynchronous absorption path in view of margin information containing a setup time and a hold time as well as the voltage measurement result.

Assignments (2)
CHANGE OF NAME Recorded Nov 13, 2008
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 021832/0197 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 25, 2008
From: MAEDA, TARO
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 021434/0449 →
Priority Claims (1)
JP 2007-207622 · Aug 9, 2007 · national
Continuity (1)
Related Publication 20090039953A1 · Feb 12, 2009