IP Library Granted Patent US 7,705,402
Granted Patent B2
US 7,705,402 · App. 12/190,433 · Granted Apr 27, 2010

Semiconductor device including a nitride containing film to generate stress for improving current driving capacity of a field effect transistor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,705,402
App. No.
12/190,433
Granted
Apr 27, 2010
Kind
B2
Abstract

A semiconductor device includes an n channel conductivity type FET having a channel formation region formed in a first region on a main surface of a semiconductor substrate and a p channel conductivity type FET having a channel formation region formed in a second region of the main surface, which second region is different from the first region. An impurity concentration of a gate electrode of the n channel FET has an impurity concentration greater than an impurity concentration of the gate electrode of the p channel FET to thereby create a tensile stress in the direction of flow of a drain current in the channel forming region of the n channel FET. The tensile stress in the flow direction of the drain current in the channel forming region of the n channel FET is greater than a tensile stress in the direction of flow of a drain current in the channel forming region of the p channel FET.

Claims (33)

1. A semiconductor device comprising:

a semiconductor substrate including a supporting substrate, an insulating layer formed over the supporting substrate and a first and a second silicon layer formed over the insulating film;

an n channel conductivity type field effect transistor including a channel forming region formed in the first silicon layer,

wherein the n channel conductivity type field effect transistor includes a source region and a drain region formed in the first silicon layer such that the channel forming region is formed between the source region and the drain region;

a p channel conductivity type field effect transistor including a channel forming region formed in the second silicon layer,

wherein the p channel conductivity type field effect transistor includes a source region and a drain region formed in the second silicon layer such that the channel forming region is formed between the source region and the drain region; and

a first film including nitride, being formed over the n channel conductivity type field effect transistor and covering a gate electrode of the n channel conductivity type field effect transistor,

wherein a gate length of the n channel conductivity type field effect transistor is less than 0.1 μm,

wherein a gate length of the p channel conductivity type field effect transistor is less than 0.1 μm,

wherein the first film generates a stress, in the direction of flow of a drain current, in the channel forming region of the n channel conductivity type field effect transistor, and

wherein an interatomic distance of silicon in the direction of flow of a drain current in the channel forming region of the n channel conductivity type field effect transistor is greater than an interatomic distance of silicon in the direction of flow of a drain current in the channel forming region of the p channel conductivity type field effect transistor.

2. A semiconductor device according to claim 1 , wherein the first film is comprised of a silicon nitride film.

3. A semiconductor device according to claim 1 , wherein the stress is a tensile stress.

4. A semiconductor device according to claim 1 , wherein the first film extends over side surfaces of the first silicon layer.

5. A semiconductor device according to claim 1 , further comprising a second film including nitride, being formed over the p channel conductivity type field effect transistor and covering a gate electrode of the p channel conductivity type field effect,

wherein the second film generates compressive stresses, in the direction of flow of a drain current, in the channel forming region of the p channel conductivity type field effect transistor.

6. A semiconductor device according to claim 5 , wherein the second film extends over side surfaces of the second silicon layer.

7. A semiconductor device comprising:

a semiconductor substrate including a supporting substrate, an insulating layer formed over the supporting substrate and a first and a second silicon layer formed over the insulating film;

an n channel conductivity type field effect transistor including a channel forming region formed in the first silicon layer,

wherein the n channel conductivity type field effect transistor includes a source region and a drain region formed in the first silicon layer such that the channel forming region is formed between the source region and the drain region;

a p channel conductivity type field effect transistor including a channel forming region formed in the second silicon layer, wherein the p channel conductivity type field effect transistor includes a source region and a drain region formed in the second silicon layer; and

a first film for self alignment contact including nitride, being formed over the n channel conductivity type field effect transistor and covering a gate electrode of the n channel conductivity type field effect transistor,

wherein a gate length of the n channel conductivity type field effect transistor is less than 0.1 μm,

wherein a gate length of the p channel conductivity type field effect transistor is less than 0.1 μm,

wherein the first film for self alignment contact generates a stress in the direction of flow of a drain current in the channel forming region of the n channel conductivity type field effect transistor, and

wherein an interatomic distance of silicon in the direction of flow of a drain current in the channel forming region of the n channel conductivity type field effect transistor is greater than an interatomic distance of silicon in the direction of flow of a drain current in the channel forming region of the p channel conductivity type field effect transistor.

8. A semiconductor device according to claim 7 , wherein the first film is comprised of a silicon nitride film.

9. A semiconductor device according to claim 7 , wherein the stress is a tensile stress.

10. A semiconductor device according to claim 7 , wherein the first film extends over side surfaces of the first silicon layer.

11. A semiconductor device according to claim 7 , further comprises a second film for self alignment contact including nitride, being formed over the p channel conductivity type field effect transistor and covering a gate electrode of the p channel conductivity type field effect transistor,

wherein the second film generates compressive stresses, in the direction of flow of a drain current, in the channel forming region of the p channel conductivity type field effect transistor.

12. A semiconductor device according to claim 11 , wherein the second film extends over side surfaces of the second silicon layer.

Assignments (2)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
MERGER Recorded Jul 30, 2010
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025204/0512 →