IP Library Granted Patent US 8,274,117
Granted Patent B2
US 8,274,117 · App. 12/500,277 · Granted Sep 25, 2012

Method for manufacturing semiconductor device, and semiconductor device

Assignee: Fujitsu Semiconductor Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,274,117
App. No.
12/500,277
Granted
Sep 25, 2012
Kind
B2
Abstract

A semiconductor device includes a first MISFET having a first conduction type channel and formed on a semiconductor substrate; a second MISFET having a second conduction type channel and formed on the semiconductor substrate; a first strain film having a first sign strain that covers a region where the second MISFET is disposed; and a second strain film having a second sign strain that covers a region where the first MISFET is disposed. In the semiconductor device, an edge of the second strain film closer to the second MISFET overlaps with part of the first strain film; and the second strain film at a portion where the second strain film overlaps with the first strain film and at a portion extending from the portion, is thinner than the second strain film at a portion that covers the first MISFET.

Claims (14)

1. A semiconductor device, comprising:

a semiconductor substrate;

a first MISFET having a channel of a first conduction type and formed on the semiconductor substrate;

a second MISFET having a channel of a second conduction type that is opposite to the first conduction type and formed on the semiconductor substrate;

an isolation region between the first MISFET and the second MISFET;

a first film having a first strain, the first film covering a region where the second MISFET is disposed but not a region where the first MISFET is disposed;

a second film having a second strain whose type is opposite to a type of the first strain, the second film covering the region where the first MISFET is disposed but not the region where the second MISFET is disposed; and

an interlayer insulating film disposed on the first film and the second film; and

a conductive plug extending through the interlayer insulating film over the isolation region;

wherein the second film includes a first portion which has a first thickness, a second portion which is provided over the isolation region at a side closer to the second MISFET and has a second thickness being thinner than the first thickness, and a third portion which is provided over the first film and the isolation region,

wherein the first film includes a fourth portion which has a third thickness being thicker than the second thickness.

2. The semiconductor device according to claim 1 , wherein the second MISFET is an n-channel MISFET and the first strain film has a tensile strain.

3. The semiconductor device according to claim 1 , wherein the second MISFET is a p-channel MISFET and the first strain film has a compressive strain.

4. The semiconductor device according to claim 1 , wherein the conductive plug is provided between the second portion and the third portion.

Assignments (3)
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →
CHANGE OF NAME Recorded Sep 27, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 025046/0478 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2009
From: FUJITA, KAZUSHI
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 022941/0759 →
Priority Claims (1)
JP 2008-179964 · Jul 10, 2008 · national
Continuity (1)
Related Publication 20100013023A1 · Jan 21, 2010