Semiconductor memory and memory system

1. A semiconductor memory that assigns M data groups, each data group including N data, to a first address, where M and N are integers equal to or larger than 2; and

wherein L data among N data is designated by a second address indicating a position of the data groups and the L data is read from the designated position, where L is an integer and L<N.

2. The semiconductor memory according to claim 1 , wherein the L data of a first data group designated by a first second address and N−L data of a second data group designated by a second address different from the first second address are contemporaneously output.

3. The semiconductor memory according to claim 1 , wherein first data corresponding to a first data position corresponding to a first second address in a first address and second data corresponding to a second data position corresponding to a second address in a second first address different from the first address.

4. The semiconductor memory according to claim 1 , wherein the designation is performed via a data mask pin.

5. The semiconductor memory according to claim 1 , wherein data in the designated position are output from a corresponding data pin.

6. The semiconductor memory according to claim 1 , wherein the second address is a column address.

7. The semiconductor memory according to claim 1 , wherein the L data include at least two data that are not adjacent to each other.

8. A semiconductor memory that assigns M data groups, each data group including N data, to a first address, where M and N are integers equal to or larger than 2, the semiconductor memory comprising:

data buses corresponding to the N data;

external terminals that receive data position information of L data among the N data designated by a second address indicating position of the data groups, where L is an integer and L<N; and

a supply circuit that supplies data of data position corresponding to the data position information to the data buses.

9. The semiconductor memory according to claim 8 , further comprising:

data terminals coupled to the data buses,

wherein the L data is output from the data terminals corresponding to the data position information.

10. The semiconductor memory according to claim 8 , further comprising:

a plurality of selectors that selects the L data among the N data groups based on the data position information and supplies the L data to the corresponding data bus.

11. The semiconductor memory according to claim 8 , wherein the L data of a first data group designated by a first second address and N-L data of a second data group designated by a second second address different from the first second address are contemporaneously output.

12. The semiconductor memory according to claim 11 , further comprising:

a counter that counts the second address in an integer equal to or larger than 2.

13. The semiconductor memory according to claim 8 , further comprising:

an address terminal to which the first address is supplied,

wherein first data corresponding to the data position information of the L data of a first second address corresponding to a first first address and second data corresponding to data position information of N-L data of a second second address corresponding to a second first address different from the first first address.

14. The semiconductor memory according to claim 13 , further comprising:

an external terminal that supplies a select signal for capturing the position information corresponding to the first data and the position information corresponding to the second data.

15. The semiconductor memory according to claim 13 , further comprising:

a first counter that counts the second address corresponding to the first address; and

a second counter that counts a second address corresponding to a first address different from the first address.

16. The semiconductor memory according to claim 13 , further comprising:

a circuit that adjusts a first latency for outputting the first data and a second latency for outputting the second data.

17. A memory system comprising:

a CPU;

a memory controller to be controlled by the CPU; and

at least one of a first semiconductor memory and a second semiconductor memory to be accessed by the memory controller,

wherein the first semiconductor memory to assign M data groups, each data group including N data, to a first address, wherein L (L<N) data among N data is designated by a second address indicating a position of the data groups and the L data is read from the designated position, where M and N are integers equal to or larger than 2

wherein the second semiconductor memory to assign M data groups, each data group including N data, to a first address, and includes data buses corresponding to the N data; external terminals that receive data position information of L data among the N data designated by a second address indicating position of the data groups, where L is an integer and L<N; and a supply circuit that supplies data of data position corresponding to the data position information to the data buses.

18. The memory system according to claim 17 , wherein data stored in the first semiconductor memory or the second semiconductor memory includes image data.

19. The memory system according to claim 17 , wherein the first semiconductor memory or the second semiconductor memory contemporaneously outputs L data of a first data group designated by the second address and N−L data of a second data group designated by a second address different from the second address.

20. The memory system according to claim 17 , wherein the first semiconductor memory or the second semiconductor memory contemporaneously outputs data corresponding to a first data position corresponding to a second address of the first address and data corresponding to a second data position corresponding to a second address of a first address different from the first address.