IP Library Granted Patent US 8,598,045
Granted Patent B2
US 8,598,045 · App. 12/819,992 · Granted Dec 3, 2013

Semiconductor device and method for manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,598,045
App. No.
12/819,992
Granted
Dec 3, 2013
Kind
B2
Abstract

A method for manufacturing a semiconductor device including, forming a first insulating film above a silicon substrate, forming an impurity layer in the first insulating film by ion-implanting impurities into a predetermined depth of the first insulating film, and modifying the impurity layer to a barrier insulating film by annealing the first insulating film after the impurity layer is formed, is provided.

Claims (13)

1. A method for manufacturing a semiconductor device, comprising:

forming a conductive pattern over a semiconductor substrate;

forming a cover insulating film containing impurities over the conductive pattern;

forming an insulating film over the cover insulating film;

forming an impurity layer in the insulating film by ion-implanting impurities into a predetermined depth of the insulating film, where the impurities being a same kind as the impurities contained in the cover insulating film;

modifying the impurity layer to form an etching stopper film by annealing the insulating film after the impurity layer is formed;

forming a mask film provided with an opening over the insulating film;

forming, over the mask film, a resist pattern provided with a window over the opening;

forming a first hole overlapping with the opening in the insulating film over the etching stopper film, by etching the insulating film through the window;

forming a second hole in the etching stopper film by etching the etching stopper film through the first hole;

forming a groove in the insulating film over the etching stopper film by etching the insulating film through the opening, and forming a third hole in the insulating film over the conductive pattern by etching, through the second hole, the insulating film lower than the etching stopper film;

etching the etching stopper film and the cover insulating film at the same time to expose the conductive pattern in the third hole by removing the cover insulating film under the third hole, and removing the etching stopper film under the groove; and

embedding a wiring in the groove and the third hole, the wiring being electrically connected to the conductive pattern.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2020
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED
Reel/Frame 053195/0249 →
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →