IP Library Granted Patent US 8,264,012
Granted Patent B2
US 8,264,012 · App. 12/908,231 · Granted Sep 11, 2012

Semiconductor device and manufacturing method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,264,012
App. No.
12/908,231
Granted
Sep 11, 2012
Kind
B2
Abstract

A semiconductor device includes a field effect transistor and a strain generating layer to apply a stress to a channel region of the field effect transistor. The strain generating layer contains at least one of oxygen and nitrogen of 1.0×10 18 cm −3 to 5.0×10 19 cm −3 , or alternatively, the strain generating layer contains self-interstitial atoms and/or vacancies of 1.0×10 18 cm −3 to 5.0×10 19 cm −3 . In the latter case, at least a portion of the self-interstitial atoms and/or the vacancies exist as a cluster.

Claims (10)

1. A semiconductor device, comprising:

a semiconductor substrate;

a gate electrode formed over the semiconductor substrate;

a source extension region and a drain extension region having a first depth formed in the semiconductor substrate;

a source region and a drain region having a second depth greater than the first depth formed in the semiconductor substrate;

a first semiconductor layer including SiGe formed in the source region and a second semiconductor layer including SiGe formed in the drain region;

a first impurity region including at least one of oxygen and carbon located between the first semiconductor layer and the source extension region, and a second impurity region including at least one of oxygen and carbon located between the second semiconductor layer and the drain extension region;

wherein concentration of the oxygen or the carbon is 1.0×10 18 cm −3 to 5.0×10 19 cm −3 ;

wherein the impurity region includes self-interstitial atoms and/or vacancies; and

wherein the impurity region is a conductive region.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 17, 2025
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 073964/0516 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 27, 2024
From: FUJITSU LIMITED
To: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
Reel/Frame 069454/0333 →
MERGER Recorded May 24, 2023
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU LIMITED
Reel/Frame 064221/0545 →
CHANGE OF NAME AND CHANGE OF ADDRESS Recorded Jul 16, 2020
From: AIZU FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053481/0962 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 14, 2020
From: FUJITSU SEMICONDUCTOR LIMITED
To: AIZU FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 053209/0468 →
CHANGE OF ADDRESS Recorded Dec 23, 2016
From: FUJITSU SEMICONDUCTOR LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 041188/0401 →